/* Verilog Header Created from SCS Schematic example_en_16bit_s.sch 
   Aug 14, 2003 12:15 */


module example_en_16bit_s( clear_in , clk_in, enable_in, count_out );
input clear_in, clk_in;
 output [15:0] count_out;
input enable_in;