Then use Freescale’s InteractiveDevelopment Tool Ecosystem todesign a development processthat fulfills your specific needs.
上傳時間: 2013-10-26
上傳用戶:朗朗乾坤
The Maxim Integrated 71M6541-DB REV 3.0 Demo Board is a demonstration board for evaluating the 71M6541 device for single-phase electronic energy metering applications in conjunction with the Remote Sensor Inter-face. It incorporates a 71M6541 integrated circuit, a 71M6601 Remote Interface IC, peripheral circuitry such as a serial EEPROM, emulator port, and on-board power supply. A serial to USB converter allows communication to a PC through a USB port. The Demo Board allows the evaluation of the 71M6541 energy meter chip for measurement accuracy and overall system use.
上傳時間: 2013-11-06
上傳用戶:雨出驚人love
STM32學(xué)習(xí)資料
標(biāo)簽: Evaluation 320518 Board EVAL
上傳時間: 2013-10-31
上傳用戶:看到了沒有
This application note provides step-by-step instructions on how to recreate a Tri-Mode Ethernet(TEMAC) performance testing system using the ML405 board and MontaVista Linux 4.0. Thisapplication note shows how to set up a simple EDK Base System Builder system on the ML405Evaluation Platform and run performance tests. The network architecture for the test isdescribed. A system is built and downloaded into the FPGA. A MontaVista Linux kernel isconfigured, built, and downloaded into the ML405 Evaluation Platform. The instructions forobtaining and setting up the software used to perform the measurements, netperf, are given.
標(biāo)簽: Virtex TEMAC XAPP 1023
上傳時間: 2013-11-11
上傳用戶:saharawalker
The C8051F020/1/2/3 devices are fully integrated mixed-signal System-on-a-Chip MCUs with 64 digital I/O pins (C8051F020/2) or 32 digital I/O pins (C8051F021/3). Highlighted features are listed below; refer to Table 1.1 for specific product feature selection.
標(biāo)簽: C8051F020 數(shù)據(jù)手冊
上傳時間: 2013-11-08
上傳用戶:lwq11
The NCV7356 is a physical layer device for a single wire data linkcapable of operating with various Carrier Sense Multiple Accesswith Collision Resolution (CSMA/CR) protocols such as the BoschController Area Network (CAN) version 2.0. This serial data linknetwork is intended for use in applications where high data rate is notrequired and a lower data rate can achieve cost reductions in both thephysical media components and in the microprocessor and/ordedicated logic devices which use the network.The network shall be able to operate in either the normal data ratemode or a high-speed data download mode for assembly line andservice data transfer operations. The high-speed mode is onlyintended to be operational when the bus is attached to an off-boardservice node. This node shall provide temporary bus electrical loadswhich facilitate higher speed operation. Such temporary loads shouldbe removed when not performing download operations.The bit rate for normal communications is typically 33 kbit/s, forhigh-speed transmissions like described above a typical bit rate of83 kbit/s is recommended. The NCV7356 features undervoltagelockout, timeout for faulty blocked input signals, output blankingtime in case of bus ringing and a very low sleep mode current.
上傳時間: 2013-10-24
上傳用戶:s藍(lán)莓汁
電力設(shè)備熱點(diǎn)溫度與電流在線監(jiān)測預(yù)警系統(tǒng)工作在大型變壓器旁,極易受電磁輻射干擾,針對該預(yù)警系統(tǒng)的子系統(tǒng):無線傳輸部分進(jìn)行了抗電磁干擾設(shè)計(jì),采用Ansoft Designer軟件仿真分析了PCB(Printed Circuit Board)中電磁波對PCB電磁兼容性產(chǎn)生的影響,根據(jù)其得出的PCB的電流圖及近場分布圖,分析PCB的電磁兼容性,針對結(jié)果中的電磁輻射過高區(qū)域進(jìn)行了重新設(shè)計(jì),經(jīng)Ansoft Designer驗(yàn)證,重新設(shè)計(jì)后的PCB各項(xiàng)指數(shù)有所下降,電磁兼容性得到提高。
標(biāo)簽: Zigbee 無線傳輸 抗電磁干擾 優(yōu)化設(shè)計(jì)
上傳時間: 2013-11-11
上傳用戶:ggwz258
Abstract: This application note illustrates the flexibility of the MAX7060 ASK/FSK transmitter. While the currently available evaluationkit (EV kit) has been optimized for the device's use in a specific frequency band (i.e., 288MHz to 390MHz), this document addresseshow the EV kit circuitry can be modified for improved operation at 433.92MHz, a frequency commonly used in Europe. Twoalternative match and filter configurations are presented: one for optimizing drain efficiency, the other for achieving higher transmitpower. Features and capabilities of earlier Maxim industrial, scientific, and medical radio-frequency (ISM-RF) transmitters areprovided, allowing comparison of the MAX7060 to its predecessors. Several design guidelines and cautions for using the MAX7060are discussed.
標(biāo)簽: ASK_FSK 7060 MAX ISM
上傳時間: 2013-11-14
上傳用戶:swaylong
摘要:采用表面組裝技術(shù)(surface mountt echnology,SMT)進(jìn)行印制板級電子電路組裝是當(dāng)代組裝技術(shù)發(fā)展的主流。典型的SMT生產(chǎn)線是由高速機(jī)和多功能機(jī)串聯(lián)而成,印制電路板(printed circuit board,PCB)上的元器件在貼片機(jī)之間的負(fù)荷均衡優(yōu)化問題是SMT生產(chǎn)調(diào)度的關(guān)鍵問題。以使貼片時間與更換吸嘴時間之和最大的工作臺生產(chǎn)時間最小化為目標(biāo)構(gòu)建了負(fù)荷均衡模型,開發(fā)了相應(yīng)的遺傳算法,并進(jìn)行了數(shù)值實(shí)驗(yàn)與算法評價(jià)。與生產(chǎn)時間理論下界和現(xiàn)場機(jī)器自帶軟件調(diào)度方案的對比表明了模型及其算法的有效性。關(guān)鍵詞:印制電路板;表面組裝生產(chǎn)線;負(fù)荷分配;生產(chǎn)線優(yōu)化
標(biāo)簽: SMT 生產(chǎn)線 均衡 貼片機(jī)
上傳時間: 2013-10-09
上傳用戶:亞亞娟娟123
This example shows how to update at regulate period the WWDG counter using theEarly Wakeup interrupt (EWI). The WWDG timeout is set to 262ms, refresh window set to 41h and the EWI isenabled. When the WWDG counter reaches 40h the EWI is generated and in the WWDGISR the counter is refreshed to prevent a WWDG reset and led connected to PC.07is toggled.The EXTI line9 is connected to PB.09 pin and configured to generate an interrupton falling edge.In the NVIC, EXTI line9 to 5 interrupt vector is enabled with priority equal to 0and the WWDG interrupt vector is enabled with priority equal to 1 (EXTI IT > WWDG IT). The EXTI Line9 will be used to simulate a software failure: once the EXTI line9event occurs (by pressing Key push-button on EVAL board) the correspondent interruptis served, in the ISR the led connected to PC.07 is turned off and the EXTI line9pending bit is not cleared. So the CPU will execute indefinitely EXTI line9 ISR andthe WWDG ISR will never be entered(WWDG counter not updated). As result, when theWWDG counter falls to 3Fh the WWDG reset occurs.If the EXTI line9 event don抰 occurs the WWDG counter is indefinitely refreshed inthe WWDG ISR which prevent from WWDG reset. If the WWDG reset is generated, after resuming from reset a led connected to PC.06is turned on. In this example the system is clocked by the HSE(8MHz).
上傳時間: 2013-11-11
上傳用戶:gundamwzc
蟲蟲下載站版權(quán)所有 京ICP備2021023401號-1