// -*- Mode: Verilog -*- // Filename : wb_master.v // Description : Wishbone Master Behavorial // Author : Winefred Washington // Created On : 2002 12 24 // Last Modified By: . // Last Modified On: . // Update Count : 0 // Status : Unknown, Use with caution! // Description Specification // General Description: 8, 16, 32-Bit WISHBONE Master // Supported cycles: MASTER, READ/WRITE // MASTER, BLOCK READ/WRITE // MASTER, RMW // Data port, size: 8, 16, 32-Bit // Data port, granularity 8-Bit // Data port, Max. operand size 32-Bit // Data transfer ordering: little endian // Data transfer sequencing: undefined
標簽： Description Behavorial wb_master Filename
上傳時間： 2014-07-11
上傳用戶：zhanditian
The Inter IC bus or I2C bus is a simple bidirectional two wire bus designed primarily for general control and data transfer communication between ICs. Some of the features of the I2C bus are: • Two signal lines, a serial data line (SDA) and a serial clock line (SCL), and ground are required. A 12V supply line (500mA max.) for powering the peripherals often may be present. • Each device connected to the bus is software addressable by a unique address and simple master/ slave relationships exist at all times masters can operate as master-transmitters or as master-receivers. • The I2C bus is a true multi-master bus including collision detection and arBitration to prevent data corruption if two or more masters simultaneously initiate data transfer systems. • Serial, 8-Bit oriented, bidirectional data transfers can be made at up to 100 KBit/s in the standard mode or up to 400 KBit/s in the fast mode.
標簽： bus bidirectional primarily designed
上傳時間： 2013-12-11
上傳用戶：jeffery
iic總線控制器VHDL實現 -- VHDL Source Files: i2c.vhd -- top level file i2c_control.vhd -- control function for the I2C master/slave shift.vhd -- shift register uc_interface.vhd -- uC interface function for an 8-Bit 68000-like uC upcnt4.vhd -- 4-Bit up counter i2c_timesim.vhd -- post-route I2C simulation netlist
標簽： VHDL c_control vhd control
上傳時間： 2016-10-30
上傳用戶：woshiayin
WLAN仿真－發送機 wlan No Comments 設置完系統參數后，開始產生發送數據。 1. 產生隨機的發送Bit（tx_Bits），這里不考慮信道編碼。 2. QAM映射 3. 將數據映射到不同載波，形成OFDM符號 4. 產生pilot，并將pilot插入OFDM符號中 5. 加入dc和guard子載波 6. 進行ifft，將頻域信號變到時域，并加入循環前綴 7. 對信號進行overlap window 8. 在時域產生short preamble 9. 在時域產生long preamble 10. 將preamble和數據符號組成packet 11. 升采樣 得到信道傳輸的數據Tx_signal_up 具體程序見附件 wlan_transmitter.m
上傳時間： 2016-11-09
上傳用戶：exxxds
16點FFT VHDL源程序，The xFFT16 fast Fourier transform (FFT) Core computes a 16-point complex FFT. The input data is a vector of 16 complex values represented as 16-Bit 2’s complement numbers – 16-Bits for each of the real and imaginary component of a datum.
上傳時間： 2013-12-20
上傳用戶：yph853211
The MIPS32® 4KEm™ core from MIPS® Technologies is a member of the MIPS32 4KE™ processor core family. It is a high-performance, low-power, 32-Bit MIPS RISC core designed for custom system-on-silicon applications. The core is designed for semiconductor manufacturing companies, ASIC developers, and system OEMs who want to rapidly integrate their own custom logic and peripherals with a high-performance RISC processor. It is highly portable across processes, and can be easily integrated into full system-on-silicon designs, allowing developers to focus their attention on end-user products. The 4KEm core is ideally positioned to support new products for emerging segments of the digital consumer, network, systems, and information management markets, enabling new tailored solutions for embedded applications.
標簽： MIPS 8482 Technologies 174
上傳時間： 2014-12-22
上傳用戶：semi1981
VHDL語言實現的穿行通訊，可實現閉環操作，通訊過程中每個Bit位采樣3次，保證數據準確。
上傳時間： 2014-01-13
上傳用戶：ynsnjs
DDR SDRAM控制器的VHDL源代碼，含詳細設計文檔。 The DDR, DCM, and SelectI/O™ features in the Virtex™ -II architecture make it the perfect choice for implementing a controller of a Double Data Rate (DDR) SDRAM. The Digital Clock Manager (DCM) provides the required Delay Locked Loop (DLL), Digital Phase Shift (DPS), and Digital Frequency Synthesis (DFS) functions. This application note describes a controller design for a 16-Bit DDR SDRAM. The application note and reference design are enhanced versions of XAPP200 targeted to the Virtex-II series of FPGAs. At a clock rate of 133 MHz, 16-Bit data changes at both clock edges. The reference design is fully synthesizable and achieves 133 MHz performance with automatic place and route tools.
上傳時間： 2014-11-01
上傳用戶：l254587896
軟件簡介：HI-TECH PICC 是一款高效的C編譯器，支持Microchip PICmicro 10/12/14/16/17系列控制器。是一款強勁的標準C編譯器，完全遵守ISO/ANSI C，支持所有的數據類型包括24 and 32 Bit IEEE 標準浮點類型。智能優化產生高質量的代碼。屬于第三方開發工具。能和MPLAB整合，內嵌開發環境（HI－TIDE）。 Hi-tech PICC Compiler v8.注冊碼 Serial: HCPIC-88888 First Name: ONE Last Name: TWO Company Name:ONE TWO Registration: 任意填，但一定要填 Activation: NPCBACMJKLPCADKLOEDBFPIOCIBAEIDI
上傳時間： 2016-12-16
上傳用戶：Andy123456
H.264/AVC, the result of the collaboration between the ISO/IEC Moving Picture Experts Group and the ITU-T Video Coding Experts Group, is the latest standard for video coding. The goals of this standardization effort were enhanced compression efficiency, network friendly video representation for interactive (video telephony) and non-interactive applications (broadcast, streaming, storage, video on demand). H.264/AVC provides gains in compression efficiency of up to 50％ over a wide range of Bit rates and video resolutions compared to previous standards. Compared to previous standards, the decoder complexity is about four times that of MPEG-2 and two times that of MPEG-4 Visual Simple Profile. This paper provides an overview of the new tools, features and complexity of H.264/AVC.
標簽： the collaboration between Experts
上傳時間： 2013-12-30
上傳用戶：dongbaobao
