There are many different (and often confusing) terms associated with CLock-based devices. This application note attempts to clarify these terms, and hence serves as a comprehensive reference on CLock terminology. This application note can be divided into two sections. The first section describes and distinguishes between various CLock sources available today. The second section defines and distinguishes between various parameters used to describe CLocks. This section also provides methods of measuring some of these parameters.
標簽： CLock-based associated different confusing
上傳時間： 2015-12-02
上傳用戶：sssl
Jitter is extremely important in systems using PLL-based CLock drivers. The effects of jitter range from not having any effect on system operation to rendering the system completely non-functional. This application note provides the reader with a clear understanding of jitter in high-speed systems. It introduces the reader to various kinds of jitter in high-speed systems, their causes and their effects, and methods of reducing jitter. This application note will concentrate on jitter in PLL-based frequency synthesizers.
標簽： extremely PLL-based important drivers
上傳時間： 2014-11-25
上傳用戶：asddsd
Cypress Semiconductor makes a variety of PLL-based CLock generators. This application note provides a set of recommendations to optimize usage of Cypress CLock devices in a system. The application note begins with recommended termination techniques for CLock generators. Subsequently, power supply filtering and bypassing is discussed. Finally, the application note provides some recommendations on board layout.
標簽： Semiconductor application generators PLL-based
上傳時間： 2013-12-20
上傳用戶：水中浮云
清華大學－電子信息工程系－實驗用ARM-linux－源代碼－CLock篇
上傳時間： 2015-12-06
上傳用戶：caiiicc
it is a digital CLock
上傳時間： 2015-12-18
上傳用戶：teddysha
Alarm CLock with PIC microcontroller
標簽： microcontroller Alarm CLock with
上傳時間： 2015-12-19
上傳用戶：hustfanenze
AVR134 Real-Time CLock using the Asynchronous Timer
標簽： Asynchronous Real-Time CLock using
上傳時間： 2015-12-26
上傳用戶：ouyangtongze
This zip file describes how to generate a CLock on the PCK pin using the PMC running under AT91RM3400DK with Green hills 3.6.1 Multi® 2000 Software Tool. Includes main.html file for help.
標簽： describes the generate running
上傳時間： 2013-12-11
上傳用戶：hgy9473
Digital CLock Source using ATmega8515 and 7Segment
標簽： 7Segment Digital ATmega Source
上傳時間： 2014-01-24
上傳用戶：王慶才
Analog CLock component.
上傳時間： 2014-11-28
上傳用戶：xieguodong1234
