交流電壓，電流轉(zhuǎn)換器 特點(diǎn)： 精確度0.25%滿刻度(RMS) 多種輸入,輸出選擇 輸入與輸出絕緣耐壓2仟伏特/1分鐘 沖擊電壓測(cè)試5仟伏特(1.2x50us) (IEC255-4,ANSI C37.90a/1974) 突波電壓測(cè)試2.5仟伏特(0.25ms/1MHz) (IEC255-4) 尺寸小，穩(wěn)定性高 2:主要規(guī)格 精確度:0.25%F.S.(RMS) (23 ±5℃) 輸入負(fù)載: <0.2VA(voltage) <0.2VA(current) 最大過(guò)載能力: Current related input:3 x rated continuous 10 x rated 30 sec. ,25 x rated 3sec. 50 x rated 1sec. Voltage related input:maximum 2x rated continuous 輸出反應(yīng)時(shí)間: <250ms (0~90%) 輸出負(fù)載能力: <10mA for voltage mode <10V for current mode 輸出漣波: <0.1% F.S. 歸零調(diào)整范圍: 0~±5% F.S. 最大值調(diào)整范圍: 0~±10% F.S. 溫度系數(shù): 100ppm/℃ (0~50℃) 隔離特性: Input/Output/Power/Case 絕緣抗阻: >100Mohm with 500V DC 絕緣耐壓能力: 2KVac/1 min. (input/output/power) 行動(dòng)測(cè)試: ANSI C37.90a/1974,DIN-IEC 255-4 impulse voltage 5KV (1.2 x 50us) 突波測(cè)試: 2.5KV-0.25ms/1MHz 使用環(huán)境條件: -20~60℃(20 to 90% RH non-condensed) 存放環(huán)境條件: -30~70℃(20 to 90% RH non-condensed) CE認(rèn)證: EN 55022:1998/A1:2000 Class A EN 61000-3-2:2000 EN 61000-3-3:1995/A1:2001 EN 55024:1998/A1:2001
標(biāo)簽： 交流電壓 電流轉(zhuǎn)換器
上傳時(shí)間： 2013-11-09
上傳用戶(hù)：非衣2016
現(xiàn)代相控陣?yán)走_(dá)為了保證空間功率合成精度需要高精度的雷達(dá)信號(hào)，設(shè)計(jì)實(shí)現(xiàn)了一種以AD9959為核心的高精度多通道雷達(dá)信號(hào)源。信號(hào)源利用多片AD9959產(chǎn)生32路正弦波、線性調(diào)頻以及相位編碼等多種信號(hào)形式，并設(shè)計(jì)采用AD8302對(duì)多路信號(hào)的幅度和相位進(jìn)行檢測(cè)與調(diào)整。該信號(hào)源已應(yīng)用實(shí)際工程中，現(xiàn)場(chǎng)實(shí)驗(yàn)結(jié)果表明，該信號(hào)源系統(tǒng)產(chǎn)生的高頻信號(hào)頻率穩(wěn)定度高、相位幅度一致性好，完全滿足對(duì)信號(hào)源的性能指標(biāo)的要求。
上傳時(shí)間： 2013-11-22
上傳用戶(hù)：lo25643
計(jì)算二階有源濾波、一階有源濾波、阻容充放電。
上傳時(shí)間： 2013-11-17
上傳用戶(hù)：hgmmyl
結(jié)合直接數(shù)字頻率合成（DDS）和鎖相環(huán)（PLL）技術(shù)完成了X波段低相噪本振跳頻源的設(shè)計(jì)。文章通過(guò)軟件仿真重點(diǎn)分析了本振跳頻源的低相噪設(shè)計(jì)方法，同時(shí)給出了主要的硬件選擇和詳細(xì)電路設(shè)計(jì)過(guò)程。最后對(duì)樣機(jī)的測(cè)試結(jié)果表明，本方案具有相位噪聲低、頻率控制靈活等優(yōu)點(diǎn)，滿足了實(shí)際工程應(yīng)用。
上傳時(shí)間： 2013-11-12
上傳用戶(hù)：jiwy
Abstract: Build a composite amplifier featuring high gain, wide bandwidth, good DC accuracy and low distortion
標(biāo)簽： 視頻放大器 增益帶寬 運(yùn)算放大器
上傳時(shí)間： 2014-12-23
上傳用戶(hù)：JasonC
給出了兩種應(yīng)用于兩級(jí)CMOS 運(yùn)算放大器的密勒補(bǔ)償技術(shù)的比較,用共源共柵密勒補(bǔ)償技術(shù)設(shè)計(jì)出的CMOS 運(yùn)放與直接密勒補(bǔ)償相比,具有更大的單位增益帶寬、更大的擺率和更小的信號(hào)建立時(shí)間等優(yōu)點(diǎn),還可以在達(dá)到相同補(bǔ)償效果的情況下極大地減小版圖尺寸. 通過(guò)電路級(jí)小信號(hào)等效電路的分析和仿真,對(duì)兩種補(bǔ)償技術(shù)進(jìn)行比較,結(jié)果驗(yàn)證了共源共柵密勒補(bǔ)償技術(shù)相對(duì)于直接密勒補(bǔ)償技術(shù)的優(yōu)越性.
標(biāo)簽： 共源共柵 運(yùn)放 補(bǔ)償 比較
上傳時(shí)間： 2013-10-14
上傳用戶(hù)：gengxiaochao
共源共柵級(jí)放大器可提供較高的輸出阻抗和減少米勒效應(yīng)，在放大器領(lǐng)域有很多的應(yīng)用。本文提出一種COMS工藝下簡(jiǎn)單的高擺幅共源共柵偏置電路，且能應(yīng)用于任意電流密度。根據(jù)飽和電壓和共源共柵級(jí)電流密度的定義,本文提出器件寬長(zhǎng)比與輸出電壓擺幅的關(guān)系,并設(shè)計(jì)一種高擺幅的共源共柵級(jí)偏置電路。
上傳時(shí)間： 2013-10-08
上傳用戶(hù)：debuchangshi
設(shè)計(jì)一種壓控電壓源型二階有源低通濾波電路,并利用Multisim10仿真軟件對(duì)電路的頻率特性、特征參量等進(jìn)行了仿真分析,仿真結(jié)果與理論設(shè)計(jì)一致,為有源濾波器的電路設(shè)計(jì)提供了EDA手段和依據(jù)。
上傳時(shí)間： 2013-11-12
上傳用戶(hù)：名爵少年
The LTC®1966 is a true RMS-to-DC converter that uses aDS computational technique to make it dramatically simplerto use, significantly more accurate, lower in powerconsumption and more flexible than conventional logantilogRMS-to-DC converters. The LTC1966 RMS-to-DCconverter has an input signal range from 5mVRMS to1.5VRMS (a 50dB dynamic range with a single 5V supplyrail) and a 3dB bandwidth of 800kHz with signal crestfactors up to four.
標(biāo)簽： 真有效值 轉(zhuǎn)換器 自動(dòng)調(diào)節(jié)
上傳時(shí)間： 2013-10-12
上傳用戶(hù)：qilin
ANALOG INPUT BANDWIDTH is a measure of the frequencyat which the reconstructed output fundamental drops3 dB below its low frequency value for a full scale input. Thetest is performed with fIN equal to 100 kHz plus integer multiplesof fCLK. The input frequency at which the output is −3dB relative to the low frequency input signal is the full powerbandwidth.APERTURE JITTER is the variation in aperture delay fromsample to sample. Aperture jitter shows up as input noise.APERTURE DELAY See Sampling Delay.BOTTOM OFFSET is the difference between the input voltagethat just causes the output code to transition to the firstcode and the negative reference voltage. Bottom Offset isdefined as EOB = VZT–VRB, where VZT is the first code transitioninput voltage and VRB is the lower reference voltage.Note that this is different from the normal Zero Scale Error.CONVERSION LATENCY See PIPELINE DELAY.CONVERSION TIME is the time required for a completemeasurement by an analog-to-digital converter. Since theConversion Time does not include acquisition time, multiplexerset up time, or other elements of a complete conversioncycle, the conversion time may be less than theThroughput Time.DC COMMON-MODE ERROR is a specification which appliesto ADCs with differential inputs. It is the change in theoutput code that occurs when the analog voltages on the twoinputs are changed by an equal amount. It is usually expressed in LSBs.
標(biāo)簽： Converter Defi ADC 轉(zhuǎn)換器
上傳時(shí)間： 2013-11-12
上傳用戶(hù)：pans0ul
蟲(chóng)蟲(chóng)下載站版權(quán)所有 京ICP備2021023401號(hào)-1
