-
Information in this document is subject to change without notice and does notrepresent a commitment on the part of the manufacturer. The software describedin this document is furnished under license agreement or nondisclosureagreement and may be used or copied only in accordance with the terms of theagreement. It is against the law to copy the software on any medium except asspecifically allowed in the license or nondisclosure agreement. The purchasermay make one copy of the software for backup purposes. No part of this manualmay be reproduced or transmitted in any form or by any means, Electronic ormechanical, including photocopying, recording, or information storage andretrieval systems, for any purpose other than for the purchaser’s personal use,without written permission.
標(biāo)簽：
keilA
51
教程
上傳時(shí)間：
2014-12-27
上傳用戶：Tracey
-
The CAT823, CAT824, and CAT825 provide basic reset and monitoring functions for the Electronic systems. Each device monitors the system voltage and maintains a reset output until that voltage reaches the device’s specified trip value and then maintains the reset output active condition until the device’s internal timer, after a minimum timer of 140ms; toallow the systems power supply to stabilize.
標(biāo)簽：
CAT
823
824
825
上傳時(shí)間：
2014-11-18
上傳用戶：BOBOniu
-
51單片機(jī)及其應(yīng)用:1.1.1 電子計(jì)算機(jī)的問(wèn)世及其經(jīng)典結(jié)構(gòu)1946年2月15日，第一臺(tái)電子數(shù)字計(jì)算機(jī)問(wèn)世，這標(biāo)志著計(jì)算機(jī)時(shí)代的到來(lái)。（CALCULATOR）ENIAC（“埃尼阿克”）◆ENIAC是電子管計(jì)算機(jī)，時(shí)鐘頻率僅有100 KHz，但能在1秒鐘的時(shí)間內(nèi)完成5000次加法運(yùn)算。◆與現(xiàn)代的計(jì)算機(jī)相比，有許多不足，但它的問(wèn)世開創(chuàng)了計(jì)算機(jī)科學(xué)技術(shù)的新紀(jì)元，對(duì)人類的生產(chǎn)和生活方式產(chǎn)生了巨大的影響 。 匈牙利籍?dāng)?shù)學(xué)家馮·諾依曼在方案的設(shè)計(jì)上做出了重要的貢獻(xiàn)。1946年6月，他又提出了“程序存儲(chǔ)”和“二進(jìn)制運(yùn)算”的思想，進(jìn)一步構(gòu)建了計(jì)算機(jī)由運(yùn)算器、控制器、存儲(chǔ)器、輸入設(shè)備和輸出設(shè)備組成這一計(jì)算機(jī)的經(jīng)典結(jié)構(gòu)。（EDVAC-Electronic DISCRETE VARIABLE AUTOMATIC COMPUTER）二、微型計(jì)算機(jī)的應(yīng)用形態(tài) 從應(yīng)用形態(tài)上，微機(jī)可以分成三種：
標(biāo)簽：
51單片機(jī)
上傳時(shí)間：
2013-12-20
上傳用戶：d815185728
-
The Controller Area Network (CAN) is a serial, asynchronous, multi-master communication protocol forconnecting Electronic control modules, sensors and actuators in automotive and industrial applications.With the SJA1000, Philips Semiconductors provides a stand-alone CAN controller which is more than a simpleeplacement of the PCA82C200.Attractive features are implemented for a wide range of applications, supporting system optimization, diagnosisand maintenance.
標(biāo)簽：
Stand-alone
contro
1000
SJA
上傳時(shí)間：
2013-11-18
上傳用戶：yxgi5
-
<Almost since the introduction of microcontrollers as Electronic components there always has been an oscillatorcircuit on the device to make it work. From application point of view only some external components wererequired to make it work. However, to make sure that it will always work required more effort. This report is basedon feedback from the market from customers applying 8-bit mircrocontrollers.>
標(biāo)簽：
oscillators
X-tal
bit
mic
上傳時(shí)間：
2013-11-12
上傳用戶：穿著衣服的大衛(wèi)
-
隨著當(dāng)前電子技術(shù)及發(fā)動(dòng)機(jī)電控技術(shù)的發(fā)展，以32位嵌入式微控制器及多任務(wù)實(shí)時(shí)操作系統(tǒng)為基本技術(shù)特征的新一代電子控制單元ECU(Electronic Control Unit)的開發(fā)已成為汽車電子發(fā)展應(yīng)用的主流。本文在Tonadofor OSEKWorks多任務(wù)實(shí)時(shí)操作系統(tǒng)及32佗Power PC微控制器MPC555的基礎(chǔ)上，介紹高壓共軌柴油發(fā)動(dòng)機(jī)電子控制單元的最小系統(tǒng)設(shè)計(jì)方案。
標(biāo)簽：
MPC
555
發(fā)動(dòng)機(jī)
電控單元
上傳時(shí)間：
2013-10-30
上傳用戶：miaochun888
-
The C500 microcontroller family usually provides only one on-chip synchronous serialchannel (SSC). If a second SSC is required, an emulation of the missing interface mayhelp to avoid an external hardware solution with additional Electronic components.The solution presented in this paper and in the attached source files emulates the mostimportant SSC functions by using optimized SW routines with a performance up to 25KBaud in Slave Mode with half duplex transmission and an overhead less than 60% atSAB C513 with 12 MHz. Due to the implementation in C this performance is not the limitof the chip. A pure implementation in assembler will result in a strong reduction of theCPU load and therefore increase the maximum speed of the interface. In addition,microcontrollers like the SAB C505 will speed up the interface by a factor of two becauseof an optimized architecture compared with the SAB C513.Moreover, this solution lays stress on using as few on-chip hardware resources aspossible. A more excessive consumption of those resources will result in a highermaximum speed of the emulated interface.Due to the restricted performance of an 8 bit microcontroller a pin compatible solution isprovided only; the internal register based programming interface is replaced by a set ofsubroutine calls.The attached source files also contain a test shell, which demonstrates how to exchangeinformation between an on-chip HW-SSC and the emulated SW-SSC via 5 external wiresin different operation modes. It is based on the SAB C513 (Siemens 8 bit microcontroller).A table with load measurements is presented to give an indication for the fraction of CPUperformance required by software for emulating the SSC.
標(biāo)簽：
synchronous
Emulating
serial
上傳時(shí)間：
2014-01-31
上傳用戶：z1191176801
-
基于FPGA數(shù)字電壓表的設(shè)計(jì)
EDA是電子設(shè)計(jì)自動(dòng)化（Electronic Design Automation）的縮寫，在20世紀(jì)60年代中期從計(jì)算機(jī)輔助設(shè)計(jì)（CAD）、計(jì)算機(jī)輔助制造（CAM）、計(jì)算機(jī)輔助測(cè)試（CAT）和計(jì)算機(jī)輔助工程（CAE）的概念發(fā)展而來(lái)的。 EDA技術(shù)就是以計(jì)算機(jī)為工具，設(shè)計(jì)者在EDA軟件平臺(tái)上，用硬件描述語(yǔ)言VHDL完成設(shè)計(jì)文件，然后由計(jì)算機(jī)自動(dòng)地完成邏輯編譯、化簡(jiǎn)、分割、綜合、優(yōu)化、布局、布線和仿真，直至對(duì)于特定目標(biāo)芯片的適配編譯、邏輯映射和編程下載等工作。本電壓表的電路設(shè)計(jì)正是用VHDL語(yǔ)言完成的 。此次設(shè)計(jì)采用的是Altera公司 的Quartus II 7.0軟件。本次設(shè)計(jì)的參考電壓為2.5V，精度為0.01V。此電壓表的設(shè)計(jì)特點(diǎn)為通過(guò)軟件編程下載到硬件實(shí)現(xiàn)，設(shè)計(jì)周期短，開發(fā)效率高。
標(biāo)簽：
FPGA
數(shù)字電壓表
報(bào)告
上傳時(shí)間：
2013-11-24
上傳用戶：無(wú)聊來(lái)刷下
-
This white paper discusses how market trends, the need for increased productivity, and new legislation have
accelerated the use of safety systems in industrial machinery. This TÜV-qualified FPGA design methodology is
changing the paradigms of safety designs and will greatly reduce development effort, system complexity, and time to
market. This allows FPGA users to design their own customized safety controllers and provides a significant
competitive advantage over traditional microcontroller or ASIC-based designs.
Introduction
The basic motivation of deploying functional safety systems is to ensure safe operation as well as safe behavior in
cases of failure. Examples of functional safety systems include train brakes, proximity sensors for hazardous areas
around machines such as fast-moving robots, and distributed control systems in process automation equipment such
as those used in petrochemical plants.
The International Electrotechnical Commission’s standard, IEC 61508: “Functional safety of
electrical/Electronic/programmable Electronic safety-related systems,” is understood as the standard for designing
safety systems for electrical, Electronic, and programmable Electronic (E/E/PE) equipment. This standard was
developed in the mid-1980s and has been revised several times to cover the technical advances in various industries.
In addition, derivative standards have been developed for specific markets and applications that prescribe the
particular requirements on functional safety systems in these industry applications. Example applications include
process automation (IEC 61511), machine automation (IEC 62061), transportation (railway EN 50128), medical (IEC
62304), automotive (ISO 26262), power generation, distribution, and transportation.
圖Figure 1. Local Safety System
標(biāo)簽：
FPGA
安全系統(tǒng)
上傳時(shí)間：
2013-11-05
上傳用戶：維子哥哥
-
Introduction to Xilinx Packaging Electronic packages are interconnectable housings for semiconductor devices. The major functions of the Electronic packages are to provide electrical interconnections between the IC and the board and to efficiently remove heat generated by the device. Feature sizes are constantly shrinking, resulting in increased number of transistors being packed into the device. Today's submicron technology is also enabling large-scale functional integration and system-on-a-chip solutions. In order to keep pace with these new advancements in silicon technologies, semiconductor packages have also evolved to provide improved device functionality and performance. Feature size at the device level is driving package feature sizes down to the design rules of the early transistors. To meet these demands, Electronic packages must be flexible to address high pin counts, reduced pitch and form factor requirements. At the same time,packages must be reliable and cost effective.
標(biāo)簽：
封裝
器件
用戶
賽靈思
上傳時(shí)間：
2013-10-22
上傳用戶：ztj182002
