本文利用Verilog HDL 語言自頂向下的設計方法設計多功能數字鐘，突出了其作為硬件描述語言的良好的可讀性、可移植性和易理解等優點，并通過Altera QuartusⅡ 4.1 和ModelSim SE 6.0 完成綜合、仿真。此程序通過下載到FPGA 芯片后，可應用于實際的數字鐘顯示中。 關鍵詞：Verilog HDL；硬件描述語言；FPGA Abstract: In this paper, the process of designing multifunctional digital clock by the Verilog HDL top-down design method is presented, which has shown the readability, portability and easily understanding of Verilog HDL as a hard description language. Circuit synthesis and simulation are performed by Altera QuartusⅡ 4.1 and ModelSim SE 6.0. The program can be used in the truly digital clock display by downloading to the FPGA chip. Keywords: Verilog HDL；hardware description language；FPGA
上傳時間： 2013-11-10
上傳用戶：hz07104032
第一部分 信號完整性知識基礎.................................................................................5第一章 高速數字電路概述.....................................................................................51.1 何為高速電路...............................................................................................51.2 高速帶來的問題及設計流程剖析...............................................................61.3 相關的一些基本概念...................................................................................8第二章 傳輸線理論...............................................................................................122.1 分布式系統和集總電路.............................................................................122.2 傳輸線的RLCG 模型和電報方程...............................................................132.3 傳輸線的特征阻抗.....................................................................................142.3.1 特性阻抗的本質.................................................................................142.3.2 特征阻抗相關計算.............................................................................152.3.3 特性阻抗對信號完整性的影響.........................................................172.4 傳輸線電報方程及推導.............................................................................182.5 趨膚效應和集束效應.................................................................................232.6 信號的反射.................................................................................................252.6.1 反射機理和電報方程.........................................................................252.6.2 反射導致信號的失真問題.................................................................302.6.2.1 過沖和下沖.....................................................................................302.6.2.2 振蕩：.............................................................................................312.6.3 反射的抑制和匹配.............................................................................342.6.3.1 串行匹配.........................................................................................352.6.3.1 并行匹配.........................................................................................362.6.3.3 差分線的匹配.................................................................................392.6.3.4 多負載的匹配.................................................................................41第三章 串擾的分析...............................................................................................423.1 串擾的基本概念.........................................................................................423.2 前向串擾和后向串擾.................................................................................433.3 后向串擾的反射.........................................................................................463.4 后向串擾的飽和.........................................................................................463.5 共模和差模電流對串擾的影響.................................................................483.6 連接器的串擾問題.....................................................................................513.7 串擾的具體計算.........................................................................................543.8 避免串擾的措施.........................................................................................57第四章 EMI 抑制....................................................................................................604.1 EMI/EMC 的基本概念..................................................................................604.2 EMI 的產生..................................................................................................614.2.1 電壓瞬變.............................................................................................614.2.2 信號的回流.........................................................................................624.2.3 共模和差摸EMI ..................................................................................634.3 EMI 的控制..................................................................................................654.3.1 屏蔽.....................................................................................................654.3.1.1 電場屏蔽.........................................................................................654.3.1.2 磁場屏蔽.........................................................................................674.3.1.3 電磁場屏蔽.....................................................................................674.3.1.4 電磁屏蔽體和屏蔽效率.................................................................684.3.2 濾波.....................................................................................................714.3.2.1 去耦電容.........................................................................................714.3.2.3 磁性元件.........................................................................................734.3.3 接地.....................................................................................................744.4 PCB 設計中的EMI.......................................................................................754.4.1 傳輸線RLC 參數和EMI ........................................................................764.4.2 疊層設計抑制EMI ..............................................................................774.4.3 電容和接地過孔對回流的作用.........................................................784.4.4 布局和走線規則.................................................................................79第五章 電源完整性理論基礎...............................................................................825.1 電源噪聲的起因及危害.............................................................................825.2 電源阻抗設計.............................................................................................855.3 同步開關噪聲分析.....................................................................................875.3.1 芯片內部開關噪聲.............................................................................885.3.2 芯片外部開關噪聲.............................................................................895.3.3 等效電感衡量SSN ..............................................................................905.4 旁路電容的特性和應用.............................................................................925.4.1 電容的頻率特性.................................................................................935.4.3 電容的介質和封裝影響.....................................................................955.4.3 電容并聯特性及反諧振.....................................................................955.4.4 如何選擇電容.....................................................................................975.4.5 電容的擺放及Layout ........................................................................99第六章 系統時序.................................................................................................1006.1 普通時序系統...........................................................................................1006.1.1 時序參數的確定...............................................................................1016.1.2 時序約束條件...................................................................................1063.2 高速設計的問題.......................................................................................2093.3 SPECCTRAQuest SI Expert 的組件.......................................................2103.3.1 SPECCTRAQuest Model Integrity .................................................2103.3.2 SPECCTRAQuest Floorplanner/Editor .........................................2153.3.3 Constraint Manager .......................................................................2163.3.4 SigXplorer Expert Topology Development Environment .......2233.3.5 SigNoise 仿真子系統......................................................................2253.3.6 EMControl .........................................................................................2303.3.7 SPECCTRA Expert 自動布線器.......................................................2303.4 高速設計的大致流程...............................................................................2303.4.1 拓撲結構的探索...............................................................................2313.4.2 空間解決方案的探索.......................................................................2313.4.3 使用拓撲模板驅動設計...................................................................2313.4.4 時序驅動布局...................................................................................2323.4.5 以約束條件驅動設計.......................................................................2323.4.6 設計后分析.......................................................................................233第四章 SPECCTRAQUEST SIGNAL EXPLORER 的進階運用..........................................2344.1 SPECCTRAQuest Signal Explorer 的功能包括：................................2344.2 圖形化的拓撲結構探索...........................................................................2344.3 全面的信號完整性(Signal Integrity)分析.......................................2344.4 完全兼容 IBIS 模型...............................................................................2344.5 PCB 設計前和設計的拓撲結構提取.......................................................2354.6 仿真設置顧問...........................................................................................2354.7 改變設計的管理.......................................................................................2354.8 關鍵技術特點...........................................................................................2364.8.1 拓撲結構探索...................................................................................2364.8.2 SigWave 波形顯示器........................................................................2364.8.3 集成化的在線分析(Integration and In-process Analysis) .236第五章 部分特殊的運用...............................................................................2375.1 Script 指令的使用..................................................................................2375.2 差分信號的仿真.......................................................................................2435.3 眼圖模式的使用.......................................................................................249第四部分：HYPERLYNX 仿真工具使用指南............................................................251第一章 使用LINESIM 進行前仿真.......................................................................2511.1 用LineSim 進行仿真工作的基本方法...................................................2511.2 處理信號完整性原理圖的具體問題.......................................................2591.3 在LineSim 中如何對傳輸線進行設置...................................................2601.4 在LineSim 中模擬IC 元件.....................................................................2631.5 在LineSim 中進行串擾仿真...................................................................268第二章 使用BOARDSIM 進行后仿真......................................................................2732.1 用BOARDSIM 進行后仿真工作的基本方法...................................................2732.2 BoardSim 的進一步介紹..........................................................................2922.3 BoardSim 中的串擾仿真..........................................................................309
上傳時間： 2013-11-07
上傳用戶：aa7821634
The power of programmability gives industrial automation designers a highly efficient， cost-effective alternative to traditional motor control units （MCUs）。 The parallel-processing power， fast computational speeds， and connectivity versatility of Xilinx® FPGAs can accelerate the implementation of advanced motor control algorithms such as Field Oriented Control （FOC）。 Additionally， Xilinx devices lower costs with greater on-chip integration of system components and shorten latencies with high-performance digital signal processing （DSP） that can tackle compute-intensive functions such as PID Controller， Clark/Park transforms， and Space Vector PWM. The Xilinx Spartan®-6 FPGA Motor Control Development Kit gives designers an ideal starting point for evaluating time-saving， proven， motor-control reference designs. The kit also shortens the process of developing custom control capabilities， with integrated peripheral functions （Ethernet， PowerLink， and PCI® Express）， a motor-control FPGA mezzanine card （FMC） with built-in Texas Instruments motor drivers and high-precision Delta-Sigma modulators， and prototyping support for evaluating alternative front-end circuitry.
上傳時間： 2013-10-28
上傳用戶：wujijunshi
sheerdns is a master DNS server whose zone records are stored on a One-Record-Per-File bases. Because of this, it is the simplest of any DNS to configure, the easiest to update, and the most efficient for networks that experience a lot of updates (for example master servers for dynamic IP address ranges). You never have to restart it; any updates are available immediately without having to notify the sheerdns process. 來源: http://freshmeat.net/projects/sheerdns/?topic_id=149 sheerdns是一個主DNS服務器，它的域記錄保存在一個One-Record-Per-File（每文件一個記錄）的庫中。因此，它是最簡單的DNS配制，最容易更新，對于有大量更新的網絡（如動態IP地址范圍的主服務器）來說它是最高效的。你不必重新啟動它，任何更新不用通知對應DNS進程就可以立即生效。
標簽： One-Record-Per-File sheerdns records Becaus
上傳時間： 2015-01-10
上傳用戶：wyc199288
基本矩陣運算 : + - *, power, transpose, trace, determinant, minor, matrix of minor, cofactor, matrix of cofactor, adjoint, inverse, gauss, gaussjordan, linear transformation, LU decomposition , Gram-Schmidt process, similarity. b) Basic vectors functions : norm, distance, innerproduct,coldim, rowdim, rank, nullity. *
標簽： matrix minor determinant transpose
上傳時間： 2013-12-09
上傳用戶：541657925
用系統調用signal()讓父進程捕捉鍵盤上來的中斷信號（按Ctrl-C鍵）；當捕捉到中斷信號后，父進程用系統調用kill()向兩個子進程發出信號，子進程捕捉到信號后分別輸出下列信息后終止： Child Process 1 is Killed by Parent! Child Process 2 is Killed by Parent! 父進程等待兩個子進程終止后，輸出如下的信息后終止： Parent Process is Killed!
上傳時間： 2015-02-27
上傳用戶：ywqaxiwang
項目描述: Env_audit is a program that ferrets out everything it can about the environment. It looks for process IDs, UID, GID, signal masks, umask, priority, file descriptors, and environmental variables. It comes with test configurations for anacron, apache, atd, crond, GDB, inittab, logrotate, PHP, pppd, procmail, rsh, rxvt, sendmail, SSH, stunnel, sudo, xinetd, and xterm. env_audit是一個搜索有關環境的所有東西的程序。它查詢進程IDs，UID, GID,信號掩碼，umask,優先權，文件描述符，和環境變量。它提供了用于anacron, apache, atd, crond, GDB, inittab, logrotate, PHP, pppd, procmail, rsh, rxvt, sendmail, SSH, stunnel, sudo, xinetd, 和xterm的測試配置。 類別: Development Status: 5 - Production/Stable Environment: Console (Text Based) Intended Audience: System Administrators License: GNU General Public License (GPL) Operating System: POSIX Topic: Security
標簽： environment everything Env_audit ferrets
上傳時間： 2013-12-02
上傳用戶：qweqweqwe
Description: C4.5Rule-PANE is a rule learning method which could generate accurate and comprehensible symbolic rules, through regarding a neural network ensemble as a pre-process of a rule inducer. Reference: Z.-H. Zhou and Y. Jiang. Medical diagnosis with C4.5 rule preceded by artificial neural network ensemble. IEEE Transactions on Information Technology in Biomedicine, 2003, vol.7, no.1, pp.37-42. 使用神經網絡集成方法診斷糖尿病,肝炎,乳腺癌癥的案例研究.
標簽： comprehensibl Description Rule-PANE accurate
上傳時間： 2013-11-30
上傳用戶：wcl168881111111
Quality, object.oriented architecture is the product of careful study, decision making, and experimentation. At a minimum, the object.oriented architecture process includes farming of requirements, architecture mining, and hands.on experience. Ideally, object.oriented architecture comprises a set of high.quality design decisions that provide benefits throughout the life cycle of the system.
標簽： architecture decision oriented Quality
上傳時間： 2014-10-28
上傳用戶：love_stanford
This document describes the MPI and MPI standards They are both extensions to the MPI standard The MPI part of the document contains clarications and corrections to the MPI standard and denes MPI The MPI part of the document describes additions to the MPI standard and denes MPI These include miscellaneous topics process creation and management onesided communications extended collective operations external interfaces IO and additional language bindings
標簽： MPI extensions describes the
上傳時間： 2015-05-15
上傳用戶：CHENKAI
