亚洲欧美第一页_禁久久精品乱码_粉嫩av一区二区三区免费野_久草精品视频

蟲蟲首頁| 資源下載| 資源專輯| 精品軟件
登錄| 注冊

Multi-User

  • XAPP144 -設計CPLD多電壓系統

    Today’s digital systems combine a myriad of chips with different voltage configurations.Designers must interface 2.5V processors with 3.3V memories—both RAM and ROM—as wellas 5V buses and multiple peripheral chips. Each chip has specific power supply needs. CPLDsare ideal for handling the multi-voltage interfacing, but do require forethought to ensure correctoperation.

    標簽: XAPP CPLD 144 電壓

    上傳時間: 2013-11-10

    上傳用戶:yy_cn

  • Virtex-6 FPGA PCB設計手冊

    Xilinx is disclosing this user guide, manual, release note, and/or specification (the "Documentation") to you solely for use in the developmentof designs to operate with Xilinx hardware devices. You may not reproduce, distribute, republish, download, display, post, or transmit theDocumentation in any form or by any means including, but not limited to, electronic, mechanical, photocopying, recording, or otherwise,without the prior written consent of Xilinx. Xilinx expressly disclaims any liability arising out of your use of the Documentation. Xilinx reservesthe right, at its sole discretion, to change the Documentation without notice at any time. Xilinx assumes no obligation to correct any errorscontained in the Documentation, or to advise you of any corrections or updates. Xilinx expressly disclaims any liability in connection withtechnical support or assistance that may be provided to you in connection with the Information.

    標簽: Virtex FPGA PCB 設計手冊

    上傳時間: 2013-11-11

    上傳用戶:zwei41

  • XAPP719 -利用USR_ACCESS寄存器實現PowerPC高速緩存配置

    The Virtex™-4 user access register (USR_ACCESS_VIRTEX4) is a 32-bit register thatprovides direct access to bitstream data by the FPGA fabric. It is useful for loadingPowerPC™ 405 (PPC405) processor caches and/or other data into the FPGA after the FPGAhas been configured, thus achieving partial reconfiguration. The USR_ACCESS_VIRTEX4register is programmed through the bitstream with a command that writes a series of 32-bitwords.

    標簽: USR_ACCESS PowerPC XAPP 719

    上傳時間: 2013-12-23

    上傳用戶:yuanwenjiao

  • XAPP944 - 將Xilinx CoolRunner-II CPLD用作數據流開關

      This application note shows how a Xilinx CoolRunnerTM-II CPLD can be used as a simplelogical switch that can quickly and reliably select between different MPEG video sources. Thesource code for the design is available on the Xilinx website, and is linked from the “VHDLCode” section. The code can be expanded by the user to perform additional operations usingthe remaining CPLD resources

    標簽: CoolRunner-II Xilinx XAPP CPLD

    上傳時間: 2013-12-16

    上傳用戶:qwer0574

  • XAPP328-使用CPLD設計MP3播放器

      MP3 portable players are the trend in music-listening technology. These players do not includeany mechanical movements, thereby making them ideal for listening to music during any type ofactivity. MP3 is a digital compression technique based on MPEG Layer 3 which stores music ina lot less space than current CD technology. Software is readily available to create MP3 filesfrom an existing CD, and the user can then download these files into a portable MP3 player tobe enjoyed in almost any environment.

    標簽: XAPP CPLD 328 MP3

    上傳時間: 2013-11-23

    上傳用戶:nanxia

  • CPLD庫指南

    Xilinx is disclosing this user guide, manual, release note, and/or specification (the “Documentation”) to you solely for use in the development of designs to operate with Xilinx hardware devices. You may not reproduce, distribute, republish, download, display, post, or transmit the Documentation in any form or by any means including, but not limited to, electronic, mechanical, photocopying, recording, or otherwise, without the prior written consent of Xilinx. Xilinx expressly disclaims any liability arising out of your use of the Documentation. Xilinx reserves the right, at its sole discretion, to change the Documentation without notice at any time. Xilinx assumes no obligation to correct any errors contained in the Documentation, or to advise you of any corrections or updates. Xilinx expressly disclaims any liability in connection with technical support or assistance that may be provided to you in connection with the Information.  

    標簽: CPLD

    上傳時間: 2014-12-05

    上傳用戶:qazxsw

  • allegro cx manual教程

    We would like to welcome you as a user of the Allegro CX, a rugged, handheld fi  eld PC for data collection. Developed with the input of data collection professionals worldwide, the Allegro CX is adaptable and versatile for use in a wide variety of data collection environments. The Allegro CX continues to utilize our ergonomic, lightweight design that is standard in our line of Allegro Field PCs. This design makes your Allegro easy to use for extended periods while moving to and from data collection sites in the fi  eld.  

    標簽: allegro manual cx 教程

    上傳時間: 2015-01-02

    上傳用戶:zhangyi99104144

  • 確定任務參數的溫度記錄儀

    Logger iButton devices have gained a lot of popularity with researchers. Although free evaluation software is easy to use and welldocumented, the choices and inputs that need to be made can sometimes be challenging. This application note explains technicalterms that are common with temperature logger iButtons and how they relate to each other. Additionally, it presents an algorithm tohelp users choose the necessary input parameters, including the sample rate based on a user's needs and the available memory tostore the data.

    標簽: 參數 溫度記錄儀

    上傳時間: 2013-11-16

    上傳用戶:xywhw1

  • XAPP713 -Virtex-4 RocketIO誤碼率測試器

      The data plane of the reference design consists of a configurable multi-channel XBERT modulethat generates and checks high-speed serial data transmitted and received by the MGTs. Eachchannel in the XBERT module consists of two MGTs (MGTA and MGTB), which physicallyoccupy one MGT tile in the Virtex-4 FPGA. Each MGT has its own pattern checker, but bothMGTs in a channel share the same pattern generator. Each channel can load a differentpattern. The MGT serial rate depends on the reference clock frequency and the internal PMAdivider settings. The reference design can be scaled anywhere from one channel (two MGTs)to twelve channels (twenty-four MGTs).

    標簽: RocketIO Virtex XAPP 713

    上傳時間: 2013-12-25

    上傳用戶:jkhjkh1982

  • TOPAV-2008單片機開發系統--USER MANUAL

    第一章TOPAV-2008單片機試驗開發系統簡介 TOPAV-2008單片機實驗開發系統是一款專業的高級單片機實驗開發板,內置豐富的試驗硬件資源和接口,特別適合單片機初學者和音響軟件開發工程師!國內首創! 從單片機入門到開發復雜的功放大型程序,TOPAV-2008開發板和所配置的大量入門及專業教程,完整豐富的例程,大量專業器件行業資料,將逐步引領您快速入門與提高,減少您對音響軟件的摸索時間,大膽公開音響行業保密的編程技術及傳統經典商業程序模塊,我們的目的是希望您通過對例程的學習,真正能獨立編寫大型的程序! TOPAV-2008首創PT2314/PT2257/FM62429系列音效IC,360度旋轉編碼電位器音量控制,VFDPT6312,VFDPT6311顯示模塊,PLL汽車數字調諧AM/FM收音機,以及入門必備的數碼管,流水燈,LED,繼電器,蜂鳴器等,讓您迅速掌握遙控花式燈,數碼管秒表,數碼管電子表,遙控解碼,鍵盤按鍵掃描,真空熒光顯示屏的顯示,6311/6312按鍵掃描,PT2314輸入切換,音量調節,高低音調節,平衡調節,“搖滾”“流行”“爵士“…等8種音效模式,動態頻譜顯示,復雜的汽車數字收音AM/FM的手動電臺接收等等!

    標簽: MANUAL TOPAV 2008 USER

    上傳時間: 2013-11-18

    上傳用戶:dragonhaixm

主站蜘蛛池模板: 霸州市| 乌拉特前旗| 砀山县| 西平县| 扶绥县| 青冈县| 余庆县| 新晃| 简阳市| 中牟县| 正宁县| 兴城市| 孟州市| 威远县| 龙岩市| 武功县| 太白县| 廉江市| 漳平市| 嘉禾县| 武清区| 彭水| 柳林县| 资溪县| 新津县| 武邑县| 邵武市| 乌什县| 广灵县| 灯塔市| 隆尧县| 青州市| 临城县| 乌鲁木齐市| 密山市| 林周县| 长治市| 右玉县| 衡阳市| 西林县| 兴山县|