亚洲欧美第一页_禁久久精品乱码_粉嫩av一区二区三区免费野_久草精品视频

蟲蟲首頁| 資源下載| 資源專輯| 精品軟件
登錄| 注冊

SET-TOP

  • SystemVerilog for Design

    ·SystemVerilog is a rich set of extensions to the IEEE 1364-2001 Verilog Hardware Description Language (Verilog HDL). These extensions address two major aspects of HDL-based design. First, modeling ver

    標簽: nbsp SystemVerilog Design for

    上傳時間: 2013-07-14

    上傳用戶:ainimao

  • Cadence軟件安裝手冊

    在PC機上運行cadence需要先運行命令:source filename,此處filename指.cshrc,或其他具有該文件內容但名字不同的文件,該文件必須有set DISPLAY 本機IP:0.0 語句,同時應將其他雷同設置封住.可以先從工作站上下載.cshrc文件,然后用notepad修改顯示設置相,不可用其他編輯器,否則文本文件格式會不一樣.記住,必須將顯示器設置為256色.

    標簽: Cadence 軟件安裝

    上傳時間: 2013-09-05

    上傳用戶:超凡大師

  • 雙絞線和低通濾波器降低EMI_RFI

    Abstract: Alexander Graham Bell patented twisted pair wires in 1881. We still use them today because they work so well. In addition we have the advantage ofincredible computer power within our world. Circuit simulators and filter design programs are available for little or no cost. We combine the twisted pair and lowpassfilters to produce spectacular rejection of radio frequency interference (RFI) and electromagnetic interference (EMI). We also illustrate use of a precision resistorarray to produce a customizable differential amplifier. The precision resistors set the gain and common mode rejection ratios, while we choose the frequencyresponse.

    標簽: EMI_RFI 雙絞線 低通濾波器

    上傳時間: 2014-11-26

    上傳用戶:Vici

  • 精密DAC和看門狗提高模擬輸出安全

    Abstract: Using a DAC and a microprocessor supervisor, the system safety can be improved in industrial controllers, programmablelogiccontrollers (PLC), and data-acquisition systems. The analog output is set to zero-scale (or pin-programmable midscale) when amicroprocessor failure, optocoupler failure, or undervoltage condition occurs. A simple application is shown on how to implement thisfunction.

    標簽: DAC 精密 看門狗 模擬

    上傳時間: 2013-10-17

    上傳用戶:sjb555

  • 數字集成電路設計Digital Integrated Circuit Design

      This unique guide to designing digital VLSI circuits takes a top-down approach, reflecting the natureof the design process in industry. Starting with architecture design, the book explains the why andhow of digital design, using the physics that designers need to know, and no more.Covering system and component aspects, design verification, VHDL modelling, clocking, signalintegrity, layout, electricaloverstress, field-programmable logic, economic issues, and more, thescope of the book is singularly comprehensive.

    標簽: Integrated Digital Circuit Design

    上傳時間: 2013-11-04

    上傳用戶:life840315

  • PID控制原理詳解

    比例控制(P)是一種最簡單的控制方式。其控制器的輸出與輸入誤差信號成比例關系。根據設備有所不同,比例帶一般為2~10%(溫度控制)。但是,僅僅是P 控制的話,會產生下面將提到的off set (穩態誤差),所以一般加上積分控制(I),以消除穩態誤差。

    標簽: PID 控制原理

    上傳時間: 2014-07-21

    上傳用戶:frank1234

  • ADC轉換器技術用語 (A/D Converter Defi

    ANALOG INPUT BANDWIDTH is a measure of the frequencyat which the reconstructed output fundamental drops3 dB below its low frequency value for a full scale input. Thetest is performed with fIN equal to 100 kHz plus integer multiplesof fCLK. The input frequency at which the output is −3dB relative to the low frequency input signal is the full powerbandwidth.APERTURE JITTER is the variation in aperture delay fromsample to sample. Aperture jitter shows up as input noise.APERTURE DELAY See Sampling Delay.BOTTOM OFFSET is the difference between the input voltagethat just causes the output code to transition to the firstcode and the negative reference voltage. Bottom Offset isdefined as EOB = VZT–VRB, where VZT is the first code transitioninput voltage and VRB is the lower reference voltage.Note that this is different from the normal Zero Scale Error.CONVERSION LATENCY See PIPELINE DELAY.CONVERSION TIME is the time required for a completemeasurement by an analog-to-digital converter. Since theConversion Time does not include acquisition time, multiplexerset up time, or other elements of a complete conversioncycle, the conversion time may be less than theThroughput Time.DC COMMON-MODE ERROR is a specification which appliesto ADCs with differential inputs. It is the change in theoutput code that occurs when the analog voltages on the twoinputs are changed by an equal amount. It is usually expressed in LSBs.

    標簽: Converter Defi ADC 轉換器

    上傳時間: 2013-11-12

    上傳用戶:pans0ul

  • PCB抄板密技

    第一步,拿到一塊PCB,首先在紙上記錄好所有元氣件的型號,參數,以及位置,尤其是二極管,三極管的方向,IC缺口的方向。最好用數碼相機拍兩張元氣件位置的照片。 第二步,拆掉所有器件,并且將PAD孔里的錫去掉。用酒精將PCB清洗干凈,然后放入掃描儀內,啟動POHTOSHOP,用彩色方式將絲印面掃入,并打印出來備用。 第三步,用水紗紙將TOP LAYER 和BOTTOM LAYER兩層輕微打磨,打磨到銅膜發亮,放入掃描儀,啟動PHOTOSHOP,用彩色方式將兩層分別掃入。注意,PCB在掃描儀內擺放一定要橫平樹直,否則掃描的圖象就無法使用,掃描儀分辨率請選為600。 需要的朋友請下載哦!

    標簽: PCB 抄板

    上傳時間: 2013-11-17

    上傳用戶:zhuimenghuadie

  • PCB各層定義及描述

    TOP/BOTTOM SOLDER(頂層/底層阻焊綠油層):頂層/底層敷設阻焊綠油,以防止銅箔上錫,保持絕緣。在焊盤、過孔及本層非電氣走線處阻焊綠油開窗。

    標簽: PCB 定義

    上傳時間: 2013-10-14

    上傳用戶:taa123456

  • PCB抄板密技

    第一步,拿到一塊PCB,首先在紙上記錄好所有元氣件的型號,參數,以及位置,尤其是二極管,三機管的方向,IC缺口的方向。最好用數碼相機拍兩張元氣件位置的照片。第二步,拆掉所有器件,并且將PAD孔里的錫去掉。用酒精將PCB清洗干凈,然后放入掃描儀內,啟動POHTOSHOP,用彩色方式將絲印面掃入,并打印出來備用。第三步,用水紗紙將TOP LAYER 和BOTTOM LAYER兩層輕微打磨,打磨到銅膜發亮,放入掃描儀,啟動PHOTOSHOP,用彩色方式將兩層分別掃入。注意,PCB在掃描儀內擺放一定要橫平樹直,否則掃描的圖象就無法使用。第四步,調整畫布的對比度,明暗度,使有銅膜的部分和沒有銅膜的部分對比強烈,然后將次圖轉為黑白色,檢查線條是否清晰,如果不清晰,則重復本步驟。如果清晰,將圖存為黑白BMP格式文件TOP.BMP和BOT.BMP。第五步,將兩個BMP格式的文件分別轉為PROTEL格式文件,在PROTEL中調入兩層,如過兩層的PAD和VIA的位置基本重合,表明前幾個步驟做的很好,如果有偏差,則重復第三步。第六,將TOP。BMP轉化為TOP。PCB,注意要轉化到SILK層,就是黃色的那層,然后你在TOP層描線就是了,并且根據第二步的圖紙放置器件。畫完后將SILK層刪掉。 第七步,將BOT。BMP轉化為BOT。PCB,注意要轉化到SILK層,就是黃色的那層,然后你在BOT層描線就是了。畫完后將SILK層刪掉。第八步,在PROTEL中將TOP。PCB和BOT。PCB調入,合為一個圖就OK了。第九步,用激光打印機將TOP LAYER, BOTTOM LAYER分別打印到透明膠片上(1:1的比例),把膠片放到那塊PCB上,比較一下是否有誤,如果沒錯,你就大功告成了。

    標簽: PCB 抄板

    上傳時間: 2013-10-15

    上傳用戶:標點符號

主站蜘蛛池模板: 武乡县| 南丰县| 集贤县| 无为县| 绥中县| 吴旗县| 怀仁县| 鱼台县| 平乡县| 景谷| 平度市| 安仁县| 勃利县| 信阳市| 察雅县| 许昌县| 静宁县| 连平县| 德安县| 东山县| 新乡市| 温宿县| 敖汉旗| 高陵县| 昌图县| 东丽区| 宣化县| 辽中县| 潜江市| 兴化市| 河西区| 泰来县| 织金县| 莱西市| 肥城市| 南城县| 曲麻莱县| 津南区| 正安县| 汤阴县| 姚安县|