欧美怡红院视频一区二区三区,中文字幕亚洲一区二区av在线 ,国产一区二区三区影视

VHDL-Code

this is a file about vhdl source code realtinf 8051 through 8051

this is a file about vhdl source code realtinf 8051 through 8051

標(biāo)簽： 8051 realtinf through source

上傳時間： 2017-09-05

上傳用戶：Ants
its simple fifo.which is used to first in first out for vhdl source code

its simple fifo.which is used to first in first out for vhdl source code

標(biāo)簽： first simple source which

上傳時間： 2017-09-05

上傳用戶：Avoid98
moving average vhdl source code

moving average vhdl source code

標(biāo)簽： average moving source code

上傳時間： 2014-01-21

上傳用戶：璇珠官人
VHDL source code for test machine.

VHDL source code for test machine.

標(biāo)簽： machine source VHDL code

上傳時間： 2014-12-08

上傳用戶：lhc9102
It s vhdl source code for 32 bit ALU.

It s vhdl source code for 32 bit ALU.

標(biāo)簽： source vhdl code ALU

上傳時間： 2013-12-23

上傳用戶：busterman
介紹配置曼徹斯特編碼器譯碼器的VHDL和Verilog源代碼

This application note provides a functional des cription of VHDL and Verilog source code for a

標(biāo)簽： Verilog VHDL 曼徹斯特編碼器

上傳時間： 2013-07-04

上傳用戶：李夢晗
Turbo Decoder Release 0.3 * Double binary, DVB-RCS code * Soft Output Viterbi Algorithm * MyHDL c

Turbo Decoder Release 0.3 * Double binary, DVB-RCS code * Soft Output Viterbi Algorithm * MyHDL cycle/bit accurate model * Synthesizable VHDL model

標(biāo)簽： Algorithm Decoder DVB-RCS Release

上傳時間： 2015-07-10

上傳用戶：清風(fēng)冷雨
this a pack include source code for quartus 2. It is an implementation of the LC2. The LC-2 compu

this a pack include source code for quartus 2. It is an implementation of the LC2. The LC-2 computer is described in Introduction to Computing Systems from Bits & Gates to C & Beyond by Yale Patt and Sanjay Patel, McGraw Hill, 2001. The LC2 model can be run as a simulation or downloaded to the UP3 in a larger model, TOP_LC2 that adds video output. Push buttons reset and single step the processor and a video output display of registers is generated. This state machine VHDL-based model of the LC-2 includes all source files. Currently compiled for a Cyclone EP1C6Q240 FPGA.

標(biāo)簽： implementation include quartus source

上傳時間： 2013-12-25

上傳用戶：壞壞的華仔
Infrared telecontrol design based on the the VHDL includes the mode of infrared send,receive mode,ke

Infrared telecontrol design based on the the VHDL includes the mode of infrared send,receive mode,key code mode,ringing mode and so on.

標(biāo)簽： the mode telecontrol Infrared

上傳時間： 2016-05-02

上傳用戶：c12228
with this rar file i am sending five source codes in vhdl for xor gate,xor gate using tristae gate,e

with this rar file i am sending five source codes in vhdl for xor gate,xor gate using tristae gate,electronic voting machine,mod 16 counter,jk flip flop.please accept these codes and make me member of this site.so that i can download code from this site also.i really needed codes please accept that as soon as possible.

標(biāo)簽： gate xor sending tristae

上傳時間： 2013-12-18

上傳用戶：wcl168881111111

主站蜘蛛池模板：牙克石市| 宜兰县| 开鲁县| 许昌县| 汉源县| 红河县| 清新县| 巴东县| 姜堰市| 句容市| 温州市| 大洼县| 方城县| 景德镇市| 通城县| 八宿县| 东乡族自治县| 犍为县| 盈江县| 库尔勒市| 友谊县| 永年县| 鹤峰县| 广南县| 牡丹江市| 霍林郭勒市| 黔西| 浠水县| 沙田区| 香港 | 南雄市| 德庆县| 万州区| 霍州市| 托里县| 延边| 环江| 郴州市| 东台市| 思南县| 渭源县|