Virtex-5, Spartan-DSP FPGAs application Note
This application note demonstrates how efficient implementations of Digital Up Converters(DUC) and Digital Down Converters (DDC) can be done by leveraging the Xilinx DSP IPportfolio for increased productivity and reduced time to development. Step-by-step instruction is given on how to perform system-level trade off analysis and develop the most efficient FPGA implementation, thus allowing engineers a flexible, low-cost and low-power alternative to ASSP technologies.
標簽：
Spartan-DSP
Virtex
FPGAs
ap
上傳時間：
2013-10-23
上傳用戶：raron1989
