We are providing the best information available to us as at date of writing and intend to update it at
frequent intervals as things change and/or more information becomes available. However we intend this
Q&A as a guide only and recommend that users obtain specific information to determine applicability to
their specific requirements. (This is another way of saying that we can t be held liable or responsible for
the content.)
RS_latch using vhdl,
When using static gates as building blocks, the most fundamental latch is the simple SR latch, where S and R stand for set and reset. It can be constructed from a pair of cross-coupled NOR (Not OR) logic gates. The stored bit is present on the output marked Q.
Normally, in storage mode, the S and R inputs are both low, and feedback maintains the Q and Q outputs in a constant state, with Q the complement of Q. If S (Set) is pulsed high while R is held low, then the Q output is forced high, and stays high when S returns to low similarly, if R (Reset) is pulsed high while S is held low, then the Q output is forced low, and stays low when R returns to low.
