亚洲欧美第一页_禁久久精品乱码_粉嫩av一区二区三区免费野_久草精品视频

蟲蟲首頁| 資源下載| 資源專輯| 精品軟件
登錄| 注冊

deviCE-specific

  • at89c52 pdf

    The AT89C52 is a low-power, high-performance CMOS 8-bit microcomputer with 8Kbytes of Flash programmable and erasable read only memory (PEROM). The deviceis manufactured using Atmel’s high-density nonvolatile memory technology and iscompatible with the industry-standard 80C51 and 80C52 instruction set and pinout.The on-chip Flash allows the program memory to be reprogrammed in-system or by aconventional nonvolatile memory programmer. By combining a versatile 8-bit CPUwith Flash on a monolithic chip, the Atmel AT89C52 is a powerful microcomputerwhich provides a highly-flexible and cost-effective solution to many embedded controlapplications.

    標(biāo)簽: 89c c52 at

    上傳時間: 2013-11-10

    上傳用戶:1427796291

  • 基于TMS320VC5509與AD7322的數(shù)據(jù)采集系統(tǒng)的設(shè)計(jì)

    設(shè)計(jì)了一種采用TI公司的C5000系列定點(diǎn)DSP 芯片TMS320VC5509和ADI Device公司的2通道的、軟件可選的、雙極性輸入的、最高轉(zhuǎn)換速率是1MSpS、12位的帶符號的逐次逼近型串行AD7322的數(shù)據(jù)采集系統(tǒng),并闡述了該系統(tǒng)的主要硬件電路的搭建原理、連接方法以及采集過程。

    標(biāo)簽: 5509 7322 TMS 320

    上傳時間: 2013-11-18

    上傳用戶:天誠24

  • Dsp281x外設(shè)資料

    This overview guide describes all the peripherals available for TMS320x28xx and TMS320x28xxx devices.Section 2 shows the peripherals used by each device. Section 3 provides descriptions of the peripherals.You can download the peripheral guide by clicking on the literature number, which is linked to the portable document format (pdf) file.

    標(biāo)簽: 281x Dsp 281 外設(shè)

    上傳時間: 2013-11-21

    上傳用戶:HGH77P99

  • 采用TüV認(rèn)證的FPGA開發(fā)功能安全系統(tǒng)

    This white paper discusses how market trends, the need for increased productivity, and new legislation have accelerated the use of safety systems in industrial machinery. This TÜV-qualified FPGA design methodology is changing the paradigms of safety designs and will greatly reduce development effort, system complexity, and time to market. This allows FPGA users to design their own customized safety controllers and provides a significant competitive advantage over traditional microcontroller or ASIC-based designs. Introduction The basic motivation of deploying functional safety systems is to ensure safe operation as well as safe behavior in cases of failure. Examples of functional safety systems include train brakes, proximity sensors for hazardous areas around machines such as fast-moving robots, and distributed control systems in process automation equipment such as those used in petrochemical plants. The International Electrotechnical Commission’s standard, IEC 61508: “Functional safety of electrical/electronic/programmable electronic safety-related systems,” is understood as the standard for designing safety systems for electrical, electronic, and programmable electronic (E/E/PE) equipment. This standard was developed in the mid-1980s and has been revised several times to cover the technical advances in various industries. In addition, derivative standards have been developed for specific markets and applications that prescribe the particular requirements on functional safety systems in these industry applications. Example applications include process automation (IEC 61511), machine automation (IEC 62061), transportation (railway EN 50128), medical (IEC 62304), automotive (ISO 26262), power generation, distribution, and transportation. 圖Figure 1. Local Safety System

    標(biāo)簽: FPGA 安全系統(tǒng)

    上傳時間: 2013-11-05

    上傳用戶:維子哥哥

  • Create a 1-Wire Master with Xilinx PicoBlaze

    Abstract: Designers who must interface 1-Wire temperature sensors with Xilinx field-programmable gate arrays(FPGAs) can use this reference design to drive a DS28EA00 1-Wire slave device. The downloadable softwarementioned in this document can also be used as a starting point to connect other 1-Wire slave devices. The systemimplements a 1-Wire master connected to a UART and outputs temperature to a PC from the DS28EA00 temperaturesensor. In addition, high/low alarm outputs are displayed from the DS28EA00 PIO pins using LEDs.

    標(biāo)簽: PicoBlaze Create Master Xilinx

    上傳時間: 2013-11-05

    上傳用戶:a6697238

  • 《器件封裝用戶向?qū)А焚愳`思產(chǎn)品封裝資料

    Introduction to Xilinx Packaging Electronic packages are interconnectable housings for semiconductor devices. The major functions of the electronic packages are to provide electrical interconnections between the IC and the board and to efficiently remove heat generated by the device. Feature sizes are constantly shrinking, resulting in increased number of transistors being packed into the device. Today's submicron technology is also enabling large-scale functional integration and system-on-a-chip solutions. In order to keep pace with these new advancements in silicon technologies, semiconductor packages have also evolved to provide improved device functionality and performance. Feature size at the device level is driving package feature sizes down to the design rules of the early transistors. To meet these demands, electronic packages must be flexible to address high pin counts, reduced pitch and form factor requirements. At the same time,packages must be reliable and cost effective.

    標(biāo)簽: 封裝 器件 用戶 賽靈思

    上傳時間: 2013-10-22

    上傳用戶:ztj182002

  • AN522: Implementing Bus LVDS

    This application note describes how to implement the Bus LVDS (BLVDS) interface in the supported Altera ® device families for high-performance multipoint applications. This application note also shows the performance analysis of a multipoint application with the Cyclone III BLVDS example.

    標(biāo)簽: Implementing LVDS 522 Bus

    上傳時間: 2013-11-10

    上傳用戶:frank1234

  • 基于Xilinx FPGA的雙輸出DC/DC轉(zhuǎn)換器解決方案

      Xilinx FPGAs require at least two power supplies: VCCINTfor core circuitry and VCCO for I/O interface. For the latestXilinx FPGAs, including Virtex-II Pro, Virtex-II and Spartan-3, a third auxiliary supply, VCCAUX may be needed. Inmost cases, VCCAUX can share a power supply with VCCO.The core voltages, VCCINT, for most Xilinx FPGAs, rangefrom 1.2V to 2.5V. Some mature products have 3V, 3.3Vor 5V core voltages. Table 1 shows the core voltagerequirement for most of the FPGA device families. TypicalI/O voltages (VCCO) vary from 1.2V to 3.3V. The auxiliaryvoltage VCCAUX is 2.5V for Virtex-II Pro and Spartan-3, andis 3.3V for Virtex-II.

    標(biāo)簽: Xilinx FPGA DC 輸出

    上傳時間: 2013-10-22

    上傳用戶:liu999666

  • xilinx Zynq-7000 EPP產(chǎn)品簡介

    The Xilinx Zynq-7000 Extensible Processing Platform (EPP) redefines the possibilities for embedded systems, giving system and software architects and developers a flexible platform to launch their new solutions and traditional ASIC and ASSP users an alternative that aligns with today’s programmable imperative. The new class of product elegantly combines an industrystandard ARMprocessor-based system with Xilinx 28nm programmable logic—in a single device. The processor boots first, prior to configuration of the programmable logic. This, along with a streamlined workflow, saves time and effort and lets software developers and hardware designers start development simultaneously. 

    標(biāo)簽: xilinx Zynq 7000 EPP

    上傳時間: 2013-11-01

    上傳用戶:dingdingcandy

  • PLD對FPGA數(shù)據(jù)加密

    SRAM-based FPGAs are non-volatile devices. Upon powerup, They are required to be programmed from an external source. This procedure allows anyone to easily monitor the bit-stream, and clone the device. The problem then becomes how can you effectively protect your intellectual property from others in an architecture where the part is externally programmed?

    標(biāo)簽: FPGA PLD 數(shù)據(jù)加密

    上傳時間: 2013-11-06

    上傳用戶:wl9454

主站蜘蛛池模板: 温泉县| 汝城县| 塘沽区| 铅山县| 句容市| 封丘县| 依兰县| 莎车县| 富民县| 新河县| 和田县| 临澧县| 绥滨县| 福鼎市| 城固县| 调兵山市| 浪卡子县| 滦平县| 山阴县| 通河县| 舞阳县| 公主岭市| 兴仁县| 吉木乃县| 沧州市| 同心县| 中宁县| 临沭县| 志丹县| 兴山县| 庆安县| 松江区| 大宁县| 通榆县| 永修县| 旌德县| 伊宁市| 乌鲁木齐市| 申扎县| 织金县| 名山县|