91精品国产九九九久久久亚洲,一区久久精品,午夜精品久久久久久久四虎美女版

the-vhdl-co

USART coded in VHDL. It is writted in 5 files. I am uploading the files in order.

USART coded in VHDL. It is writted in 5 files. I am uploading the files in order.

標(biāo)簽： files uploading in writted

上傳時間： 2013-11-25

上傳用戶：問題問題
USART coded in VHDL. It is writted in 5 files. I am uploading the files in order.

USART coded in VHDL. It is writted in 5 files. I am uploading the files in order.

標(biāo)簽： files uploading in writted

上傳時間： 2014-11-05

上傳用戶：lizhizheng88
USART coded in VHDL. It is writted in 5 files. I am uploading the files in order.

USART coded in VHDL. It is writted in 5 files. I am uploading the files in order.

標(biāo)簽： files uploading in writted

上傳時間： 2013-12-30

上傳用戶：wfeel
USART coded in VHDL. It is writted in 5 files. I am uploading the files in order.

USART coded in VHDL. It is writted in 5 files. I am uploading the files in order.

標(biāo)簽： files uploading in writted

上傳時間： 2014-11-28

上傳用戶：宋桃子
USART coded in VHDL. It is writted in 5 files. I am uploading the files in order.

USART coded in VHDL. It is writted in 5 files. I am uploading the files in order.

標(biāo)簽： files uploading in writted

上傳時間： 2017-03-12

上傳用戶：Andy123456
It contains a vhdl description of the external bus interface unit for 68000 processor. currently onl

It contains a vhdl description of the external bus interface unit for 68000 processor. currently only read and write cycle are supported

標(biāo)簽： description currently interface processor

上傳時間： 2017-03-16

上傳用戶：chenlong
Vhdl hand book a very good reference for vhdl language describing , syntax of the language with ex

Vhdl hand book a very good reference for vhdl language describing , syntax of the language with examples to each syntax are explained in details in the book.

標(biāo)簽： language describing reference syntax

上傳時間： 2014-01-15

上傳用戶：sunjet
Pong is a mixed schematic, VHDL, Verilog project featuring the PS2 and VGA monitor connections of

Pong is a mixed schematic, VHDL, Verilog project featuring the PS2 and VGA monitor connections of the Xilinx\Digilent Spartan-3 demo board.

標(biāo)簽： connections featuring schematic Verilog

上傳時間： 2014-01-15

上傳用戶：362279997
This paper shows the development of a 1024-point radix-4 FFT VHDL core for applications in hardware

This paper shows the development of a 1024-point radix-4 FFT VHDL core for applications in hardware signal processing, targeting low-cost FPGA technologies. The developed core is targeted into a Xilinx廬 Spartan鈩?3 XC3S200 FPGA with the inclusion of a VGA display interface and an external 16-bit data acquisition system for performance evaluation purposes. Several tests were performed in order to verify FFT core functionality, besides the time performance analysis highlights the core advantages over commercially available DSPs and Pentium-based PCs. The core is compared with similar third party IP cores targeting resourceful FPGA technologies. The novelty of this work is to provide a lowcost, resource efficient core for spectrum analysis applications.

標(biāo)簽： applications development hardware paper

上傳時間： 2013-12-21

上傳用戶：jichenxi0730
VHDL code for the square root.

VHDL code for the square root.

標(biāo)簽： square VHDL code root

上傳時間： 2013-12-16

上傳用戶：xlcky

主站蜘蛛池模板：营山县| 东乡| 五指山市| 凤翔县| 铅山县| 卓尼县| 斗六市| 钟祥市| 菏泽市| 武夷山市| 防城港市| 汽车| 阿尔山市| 杨浦区| 葫芦岛市| 临夏市| 乐山市| 莱芜市| 新沂市| 吴川市| 沙坪坝区| 扶风县| 沙田区| 铅山县| 疏勒县| 任丘市| 新乡市| 三亚市| 丰城市| 大连市| 武强县| 龙里县| 黔西| 连南| 达日县| 三亚市| 阿拉善左旗| 宜宾县| 丰宁| 阳曲县| 阿拉善左旗|