亚洲欧美第一页_禁久久精品乱码_粉嫩av一区二区三区免费野_久草精品视频

蟲蟲首頁| 資源下載| 資源專輯| 精品軟件
登錄| 注冊

您現(xiàn)在的位置是:蟲蟲下載站 > 資源下載 > 其他書籍 > 關(guān)于FPGA流水線設(shè)計的論文 This work investigates the use of very deep pipelines for implementing circuits in

關(guān)于FPGA流水線設(shè)計的論文 This work investigates the use of very deep pipelines for implementing circuits in

資 源 簡 介

關(guān)于FPGA流水線設(shè)計的論文 This work investigates the use of very deep pipelines for implementing circuits in FPGAs, where each pipeline stage is limited to a single FPGA logic element (LE). The architecture and VHDL design of a parameterized integer array multiplier is presented and also an IEEE 754 compliant 32-bit floating-point multiplier. We show how to write VHDL cells that implement such approach, and how the array multiplier architecture was adapted. Synthesis and simulation were performed for Altera Apex20KE devices, although the VHDL code should be portable to other devices. For this family, a 16 bit integer multiplier achieves a frequency of 266MHz, while the floating point unit reaches 235MHz, performing 235 MFLOPS in an FPGA. Additional cells are inserted to synchronize data, what imposes significant area penalties. This and other considerations to apply the technique in real designs are also addressed.

相 關(guān) 資 源

主站蜘蛛池模板: 新乡县| 德格县| 黄山市| 惠来县| 嵩明县| 纳雍县| 福泉市| 云南省| 离岛区| 金湖县| 门源| 衡阳县| 施甸县| 民勤县| 康保县| 密山市| 河北省| 慈溪市| 乌拉特后旗| 安阳县| 新安县| 宣威市| 宁夏| 龙陵县| 临漳县| 利川市| 石阡县| 高安市| 裕民县| 台州市| 通山县| 江阴市| 霍山县| 绍兴县| 凌海市| 汝阳县| 石林| 鹰潭市| 长武县| 贵南县| 铜陵市|