Verilog jpec coder encoder source code
資源簡介:Verilog jpec coder encoder source code
上傳時(shí)間: 2013-12-15
上傳用戶:15736969615
資源簡介:Verilog for SPI Core source code
上傳時(shí)間: 2014-01-01
上傳用戶:Shaikh
資源簡介:Verilog for I2C core source code
上傳時(shí)間: 2013-12-12
上傳用戶:jeffery
資源簡介:這是一堆Verilog的source code.包含許多常用的小電路.還不錯(cuò)用.
上傳時(shí)間: 2015-03-29
上傳用戶:lanwei
資源簡介:pic cpu source code. it is writed in the Verilog source code. it can work on the 40Mhz high speed.
上傳時(shí)間: 2014-01-22
上傳用戶:曹云鵬
資源簡介:mining source code written in Verilog
上傳時(shí)間: 2015-05-06
上傳用戶:asddsd
資源簡介:mp3 source code decoder & encoder
上傳時(shí)間: 2013-12-31
上傳用戶:蠢蠢66
資源簡介:ddr2 controller, Verilog source code from xilinx
上傳時(shí)間: 2014-09-11
上傳用戶:lanjisu111
資源簡介:DCT source code,Verilog代碼。有興趣的可以參考下。
上傳時(shí)間: 2013-12-31
上傳用戶:66666
資源簡介:this a Uart source code using Verilog.
上傳時(shí)間: 2016-05-19
上傳用戶:zsjzc
資源簡介:avr encoder counter source code project. read out encoder and send to UART. implemented on ATMega16
上傳時(shí)間: 2014-01-13
上傳用戶:330402686
資源簡介:As the source code name, this code is writing in Verilog and also inside the folder there is a c code to see the simulation results from Verilog.
上傳時(shí)間: 2013-12-27
上傳用戶:wangdean1101
資源簡介:simulating a convolutional encoder allows the user to input a source code to be encoded and also input the values of the generator polynomials. It outputs the encoded data bits, where 1/n is the code rate
上傳時(shí)間: 2013-12-21
上傳用戶:253189838
資源簡介:USB1.1 source CODE Verilog
上傳時(shí)間: 2016-12-28
上傳用戶:541657925
資源簡介:source code for awgn,BPSK modulation and demodulation,channel simulation,convolution encoder,data generator,encoder and fading channel
上傳時(shí)間: 2017-04-14
上傳用戶:13517191407
資源簡介:PCI arbi Verilog source code
上傳時(shí)間: 2013-12-12
上傳用戶:liansi
資源簡介:pci32 Verilog source code
上傳時(shí)間: 2014-01-16
上傳用戶:love_stanford
資源簡介:MAC-4bit Verilog source code with CSA style
上傳時(shí)間: 2014-01-13
上傳用戶:小碼農(nóng)lz
資源簡介:JTAG TAP controller Verilog source code
上傳時(shí)間: 2014-01-08
上傳用戶:bibirnovis
資源簡介:SPI to parallel Verilog source code
上傳時(shí)間: 2017-06-04
上傳用戶:c12228
資源簡介:Pure hardware JPEG encoder design. Package includes vhdl source code, test bench, detail design document. Written in VHDL. Verified on Xilinx XC4VLX25. Rncode 320x240 bmp picture in 3ms at 50 quality, 100Mhz clock.
上傳時(shí)間: 2013-12-15
上傳用戶:王者A
資源簡介:This rar file contains the source code for inplementing H264 encoder on a DSP 64xx processor
上傳時(shí)間: 2013-12-17
上傳用戶:784533221
資源簡介:Verilog source code for uart design
上傳時(shí)間: 2014-01-11
上傳用戶:silenthink
資源簡介:This is OVM 2.0 source code .Very useful for developing system Verilog Env
上傳時(shí)間: 2017-07-12
上傳用戶:黃華強(qiáng)
資源簡介:black jack source code, Verilog, written in Korean.
上傳時(shí)間: 2017-08-01
上傳用戶:tzl1975
資源簡介:Verilog source code nand gate
上傳時(shí)間: 2017-08-17
上傳用戶:silenthink
資源簡介:it is source code of 32 bit register and testbench for tht register written in Verilog.
上傳時(shí)間: 2014-12-21
上傳用戶:youmo81
資源簡介:serial port rs232 in Verilog source code
上傳時(shí)間: 2014-12-03
上傳用戶:songyue1991
資源簡介:A high quality VC++ source code implementing the very important context-based adaptive arithmetic coder.
上傳時(shí)間: 2015-04-10
上傳用戶:changeboy
資源簡介:something useful for communication,source code based on FPGA
上傳時(shí)間: 2013-08-31
上傳用戶:maizezhen