亚洲欧美第一页_禁久久精品乱码_粉嫩av一区二区三区免费野_久草精品视频

蟲蟲首頁| 資源下載| 資源專輯| 精品軟件
登錄| 注冊

Easily

  • MAXQUSBJTAGOW評估板軟件

    MAXQUSBJTAGOW評估板軟件:關鍵特性 Easily Load and Debug Code Interface Provides In-Application Debugging Features Step-by-Step Execution Tracing Breakpointing by Code Address, Data Memory Address, or Register Access Data Memory View and Edit Supports Logic Levels from 1.1V to 3.6V Supports JTAG and 1-Wire Protocols Each Adapter Has Its Own Unique Serial ID, Allowing Multiple Adapters to be Connected Without COM Port Conflicts Has In-Field Upgradable Capability if Firmware Needs to be Upgraded Enclosure Protects from Shorts and ESD

    標簽: MAXQUSBJTAGOW 評估板 軟件

    上傳時間: 2013-10-24

    上傳用戶:teddysha

  • MAXQUSBJTAGOW評估板軟件

    MAXQUSBJTAGOW評估板軟件:關鍵特性 Easily Load and Debug Code Interface Provides In-Application Debugging Features Step-by-Step Execution Tracing Breakpointing by Code Address, Data Memory Address, or Register Access Data Memory View and Edit Supports Logic Levels from 1.1V to 3.6V Supports JTAG and 1-Wire Protocols Each Adapter Has Its Own Unique Serial ID, Allowing Multiple Adapters to be Connected Without COM Port Conflicts Has In-Field Upgradable Capability if Firmware Needs to be Upgraded Enclosure Protects from Shorts and ESD

    標簽: MAXQUSBJTAGOW 評估板 軟件

    上傳時間: 2013-11-23

    上傳用戶:truth12

  • XAPP380 -利用CoolRunner-II CPLD創建交叉點開關

      This application note provides a functional description of VHDL source code for a N x N DigitalCrosspoint Switch. The code is designed with eight inputs and eight outputs in order to targetthe 128-macrocell CoolRunner™-II CPLD device but can be Easily expanded to target higherdensity devices. To obtain the VHDL source code described in this document, go to sectionVHDL Code, page 5 for instructions.

    標簽: CoolRunner-II XAPP CPLD 380

    上傳時間: 2013-10-26

    上傳用戶:kiklkook

  • PLD對FPGA數據加密

    SRAM-based FPGAs are non-volatile devices. Upon powerup, They are required to be programmed from an external source. This procedure allows anyone to Easily monitor the bit-stream, and clone the device. The problem then becomes how can you effectively protect your intellectual property from others in an architecture where the part is externally programmed?

    標簽: FPGA PLD 數據加密

    上傳時間: 2013-10-20

    上傳用戶:磊子226

  • 基于Verilog HDL設計的多功能數字鐘

    本文利用Verilog HDL 語言自頂向下的設計方法設計多功能數字鐘,突出了其作為硬件描述語言的良好的可讀性、可移植性和易理解等優點,并通過Altera QuartusⅡ 4.1 和ModelSim SE 6.0 完成綜合、仿真。此程序通過下載到FPGA 芯片后,可應用于實際的數字鐘顯示中。 關鍵詞:Verilog HDL;硬件描述語言;FPGA Abstract: In this paper, the process of designing multifunctional digital clock by the Verilog HDL top-down design method is presented, which has shown the readability, portability and Easily understanding of Verilog HDL as a hard description language. Circuit synthesis and simulation are performed by Altera QuartusⅡ 4.1 and ModelSim SE 6.0. The program can be used in the truly digital clock display by downloading to the FPGA chip. Keywords: Verilog HDL;hardware description language;FPGA

    標簽: Verilog HDL 多功能 數字

    上傳時間: 2013-11-10

    上傳用戶:hz07104032

  • UART 4 UART參考設計,Xilinx提供VHDL代碼

    UART 4 UART參考設計,Xilinx提供VHDL代碼 uart_vhdl This zip file contains the following folders:  \vhdl_source  -- Source VHDL files:      uart.vhd  - top level file      txmit.vhd - transmit portion of uart      rcvr.vhd -  - receive portion of uart \vhdl_testfixture  -- VHDL Testbench files. This files only include the testbench behavior, they         do not instantiate the DUT. This can Easily be done in a top-level VHDL          file or a schematic. This folder contains the following files:      txmit_tb.vhd  -- Test bench for txmit.vhd.      rcvr_tf.vhd  -- Test bench for rcvr.vhd.

    標簽: UART Xilinx VHDL 參考設計

    上傳時間: 2013-11-02

    上傳用戶:18862121743

  • 手機文件瀏覽器 Here are the sources to SMan v1.2c 1.2 is a major jump from v1.1. You will see this from the

    手機文件瀏覽器 Here are the sources to SMan v1.2c 1.2 is a major jump from v1.1. You will see this from the way the code has been restructured into multiple files. It also supports flip closed. However, to my chagrin, I made the mistake of assuming there will only be one flip closed view. :( That s changed in v1.3 :) 1.3 supports multiple flip closed views that can be Easily added into SMan.

    標簽: from 1.2 the sources

    上傳時間: 2015-03-31

    上傳用戶:彭玖華

  • LIBSVM is an integrated software for support vector classification. LIBSVM provides a simple interfa

    LIBSVM is an integrated software for support vector classification. LIBSVM provides a simple interface where users can Easily link it with their own programs.

    標簽: LIBSVM classification integrated software

    上傳時間: 2015-04-04

    上傳用戶:alan-ee

  • 項目描述: Trickster Streaming Server is a pure Perl MP3 streaming server with a simple Web interface t

    項目描述: Trickster Streaming Server is a pure Perl MP3 streaming server with a simple Web interface that allows you to manipulate and browse the queue. The queue management API is done in a fairly simple UNIX manner, and can be Easily extended. Trickster Streaming Server是一個具有簡單 Web接口的純 Perl MP3流服務器,它讓你操作并瀏覽隊列。這個隊列管理 API 用一種相當簡單的UNIX方式來做,并能被容易的擴展。

    標簽: Trickster Streaming interface streaming

    上傳時間: 2013-12-13

    上傳用戶:lz4v4

  • 自制51編程器 I have build my own programmer. This device can program the AT89C51 and works with it. So i

    自制51編程器 I have build my own programmer. This device can program the AT89C51 and works with it. So it can Easily be adapted to programming other devices by itself. The Atmel Flash devices are ideal for developing, since they can be reprogrammed easy, often and fast. You need only 1 or 2 devices in low cost plastic case for developing. In contrast you need 10 or more high cost windowed devices if you must develop with EPROM devices (e.g. Phillips 87C751).

    標簽: programmer program device build

    上傳時間: 2015-05-11

    上傳用戶:sdq_123

主站蜘蛛池模板: 湟源县| 边坝县| 郸城县| 芦溪县| 鄂托克前旗| 大悟县| 鸡泽县| 扶风县| 贡嘎县| 福泉市| 平度市| 玉屏| 伊春市| 沭阳县| 湘西| 南宫市| 常宁市| 灌云县| 民勤县| 濮阳县| 安多县| 铜川市| 辰溪县| 高邮市| 南丰县| 赫章县| 云和县| 东台市| 尉氏县| 常宁市| 无极县| 本溪市| 巢湖市| 久治县| 鄄城县| 桦川县| 贵州省| 湘潭县| 仙游县| 乌苏市| 德保县|