Abstract: High-Performance base-station (BTS) receivers must meet half-IF spurious requirements, whichcan be achieved by using the proper RF mixer. To help engineers, this application note illustrates the
標(biāo)簽： BTS 如何設(shè)計(jì) 基站 性能
上傳時(shí)間： 2013-10-17
上傳用戶：daoxiang126
Abstract: Field-programmable gate arrays (FPGAs) are used in a wide variety of applications and end markets, including digital signalprocessing, medical imaging, and High-Performance computing. This application note outlines the issues related to powering FPGAs.It also discusses Maxim's solutions for powering Xilinx® FPGAs.
上傳時(shí)間： 2013-12-16
上傳用戶：haohaoxuexi
We offer a broad line of high performance low dropout (LDO) linear regulators with fasttransient response, excellent line and load regulation, and very wide input voltage rangefrom 0.9V to 100V. Output currents range from 20mA to 10A, with positive, negative andmultiple output versions available. Many devices offer output voltage operation <0.8V andsome feature operation as low as 0V, even with a single supply. Most are stable with ceramicoutput capacitors. LDO regulators can be applied in virtually any application.
上傳時(shí)間： 2013-11-15
上傳用戶：努力努力再努力
為了能夠滿足基站易于選址、優(yōu)質(zhì)快速的建站要求和易維護(hù)、低成本、高可靠的運(yùn)行要求，本文對(duì)以方艙來(lái)實(shí)現(xiàn)一體化結(jié)構(gòu)基站做出一番探討。從系統(tǒng)設(shè)計(jì)的觀點(diǎn)闡述了移動(dòng)通信高性能基站天線設(shè)計(jì)的幾個(gè)關(guān)鍵問(wèn)題，介紹了智能天線技術(shù)在基站中的應(yīng)用，并且用HFSS軟件仿真了一種新型的對(duì)稱陣子天線，該天線駐波比小于2的帶寬可以達(dá)到60%，具有良好的寬頻帶特性。 Abstract: In order to meet the station construction requirement of easy site selection and fast base station， and meet the operational requirement of easy maintenance， low cost and high reliability， this paper discussed the unified architecture base station using shelter. Several key problems of high performance mobile communication base station antenna were illustrated from the view of system design， the application of smart antenna in base station was also introduced. And a novel dipole antenna was simulated by using HFSS， the VSWR of the antenna is less than 2， and the bandwidth was reach to 60%. So it has good broadband properties.
標(biāo)簽： 智能天線 基站 中的應(yīng)用
上傳時(shí)間： 2013-11-20
上傳用戶：linlin
The RT9018A/B is a high performance positive voltage regulator designed for use in applications requining very low Input voltage and very low dropout voltage at up to 3A(peak).
上傳時(shí)間： 2013-10-10
上傳用戶：geshaowei
This application note describes how to implement the Bus LVDS (BLVDS) interface in the supported Altera ® device families for High-Performance multipoint applications. This application note also shows the performance analysis of a multipoint application with the Cyclone III BLVDS example.
標(biāo)簽： Implementing LVDS 522 Bus
上傳時(shí)間： 2013-10-26
上傳用戶：蘇蘇蘇蘇
XAPP520將符合2.5V和3.3V I/O標(biāo)準(zhǔn)的7系列FPGA高性能I/O Bank進(jìn)行連接 The I/Os in Xilinx® 7 series FPGAs are classified as either high range (HR) or high performance (HP) banks. HR I/O banks can be operated from 1.2V to 3.3V, whereas HP I/O banks are optimized for operation between 1.2V and 1.8V. In circumstances that require an HP 1.8V I/O bank to interface with 2.5V or 3.3V logic, a range of options can be deployed. This application note describes methodologies for interfacing 7 series HP I/O banks with 2.5V and 3.3V systems
上傳時(shí)間： 2013-11-06
上傳用戶：wentianyou
Prakash Rashinkar has over 15 years experience in system design and verificationof embedded systems for communication satellites, launch vehicles and spacecraftground systems, High-Performance computing, switching, multimedia, and wirelessapplications. Prakash graduated with an MSEE from Regional Engineering College,Warangal, in India. He lead the team that was responsible for delivering themethodologies for SOC verification at Cadence Design Systems. Prakash is anactive member of the VSIA Functional Verification DWG. He is currently Architectin the Vertical Markets and Design Environments Group at Cadence.
上傳時(shí)間： 2013-11-19
上傳用戶：m62383408
The power of programmability gives industrial automation designers a highly efficient， cost-effective alternative to traditional motor control units （MCUs）。 The parallel-processing power， fast computational speeds， and connectivity versatility of Xilinx® FPGAs can accelerate the implementation of advanced motor control algorithms such as Field Oriented Control （FOC）。 Additionally， Xilinx devices lower costs with greater on-chip integration of system components and shorten latencies with High-Performance digital signal processing （DSP） that can tackle compute-intensive functions such as PID Controller， Clark/Park transforms， and Space Vector PWM. The Xilinx Spartan®-6 FPGA Motor Control Development Kit gives designers an ideal starting point for evaluating time-saving， proven， motor-control reference designs. The kit also shortens the process of developing custom control capabilities， with integrated peripheral functions （Ethernet， PowerLink， and PCI® Express）， a motor-control FPGA mezzanine card （FMC） with built-in Texas Instruments motor drivers and high-precision Delta-Sigma modulators， and prototyping support for evaluating alternative front-end circuitry.
標(biāo)簽： 賽靈思 電機(jī)控制 開(kāi)發(fā)套件 英文
上傳時(shí)間： 2013-10-28
上傳用戶：wujijunshi
SDL Library Documentation. The SDL library is designed to make it easy to write games that run on Linux, *BSD, MacOS, Win32 and BeOS using the various native High-Performance media interfaces, (for video, audio, etc) and presenting a single source-code level API to your application. SDL is a fairly low level API, but using it, completely portable applications can be written with a great deal of flexibility.
標(biāo)簽： Documentation SDL designed Library
上傳時(shí)間： 2015-06-23
上傳用戶：nanxia
蟲蟲下載站版權(quán)所有 京ICP備2021023401號(hào)-1
