User ManualRev. 1.2SmartRF® CC2420DK: Packet Sniffer for IEEE 802.15.4 and ZigBee Table of contents1 INTRODUCTION...............................................................................................31.1 HARDWARE PLATFORM.......................................................................................31.2 SOFTWARE.........................................................................................................32 USER INTERFACE..........................................................................................42.1 MENUS AND TOOLBARS.......................................................................................62.2 SETUP................................................................................................................62.3 SELECT FIELDS...................................................................................................72.3.1 Tips............................................................................................................72.4 Packet DETAILS.................................................................................................72.5 ADDRESS BOOK..................................................................................................92.5.1 Tips............................................................................................................92.6 DISPLAY FILTER................................................................................................102.7 TIME LINE.........................................................................................................103 HELP....................................................................................................................114 TROUBLESHOOTING..................................................................................125 GENERAL INFORMATION........................................................................135.1 DOCUMENT HISTORY........................................................................................135.2 DISCLAIMER......................................................................................................135.3 TRADEMARKS...................................................................................................136 ADDRESS INFORMATION........................................................................14
上傳時間： 2014-01-14
上傳用戶：zhangyi99104144
With the Altera Nios II embedded processor, you as the system designercan accelerate time-critical software algorithms by adding custominstructions to the Nios II processor instruction set. Using custominstructions, you can reduce a complex sequence of standard instructionsto a single instruction implemented in hardware. You can use this featurefor a variety of applications, for example, to optimize software innerloops for digital signal processing (DSP), Packet header processing, andcomputation-intensive applications. The Nios II configuration wizard,part of the Quartus® II software’s SOPC Builder, provides a graphicaluser interface (GUI) used to add up to 256 custom instructions to theNios II processor
上傳時間： 2013-11-07
上傳用戶：swing
中文版詳情瀏覽：http://www.elecfans.com/emb/fpga/20130715324029.html Xilinx UltraScale:The Next-Generation Architecture for Your Next-Generation Architecture The Xilinx® UltraScale™ architecture delivers unprecedented levels of integration and capability with ASIC-class system- level performance for the most demanding applications. The UltraScale architecture is the industr y's f irst application of leading-edge ASIC architectural enhancements in an All Programmable architecture that scales from 20 nm planar through 16 nm FinFET technologies and beyond, in addition to scaling from monolithic through 3D ICs. Through analytical co-optimization with the X ilinx V ivado® Design Suite, the UltraScale architecture provides massive routing capacity while intelligently resolving typical bottlenecks in ways never before possible. This design synergy achieves greater than 90% utilization with no performance degradation. Some of the UltraScale architecture breakthroughs include: • Strategic placement (virtually anywhere on the die) of ASIC-like system clocks, reducing clock skew by up to 50% • Latency-producing pipelining is virtually unnecessary in systems with massively parallel bus architecture, increasing system speed and capability • Potential timing-closure problems and interconnect bottlenecks are eliminated, even in systems requiring 90% or more resource utilization • 3D IC integration makes it possible to build larger devices one process generation ahead of the current industr y standard • Greatly increased system performance, including multi-gigabit serial transceivers, I/O, and memor y bandwidth is available within even smaller system power budgets • Greatly enhanced DSP and Packet handling The Xilinx UltraScale architecture opens up whole new dimensions for designers of ultra-high-capacity solutions.
標簽： UltraScale Xilinx 架構
上傳時間： 2013-11-21
上傳用戶：wxqman
基于IPSec VPN對應用層協議完全透明的特性，當加密隧道建立之后，就可以實現各種類型的連接。為了解決學校實訓設備缺乏和該真實環境難以搭建的問題，利用Packet Tracer 模擬軟件仿真我校南北校區的IPSec VPN連接，重點探討其配置及效果驗證的過程。通過實踐教學效果突出，達到了預期目的。
上傳時間： 2013-10-14
上傳用戶：ayfeixiao
Nios II定制指令用戶指南：With the Altera Nios II embedded processor, you as the system designer can accelerate time-critical software algorithms by adding custom instructions to the Nios II processor instruction set. Using custom instructions, you can reduce a complex sequence of standard instructions to a single instruction implemented in hardware. You can use this feature for a variety of applications, for example, to optimize software inner loops for digital signal processing (DSP), Packet header processing, and computation-intensive applications. The Nios II configuration wizard,part of the Quartus® II software’s SOPC Builder, provides a graphical user interface (GUI) used to add up to 256 custom instructions to the Nios II processor. The custom instruction logic connects directly to the Nios II arithmetic logic unit (ALU) as shown in Figure 1–1.
上傳時間： 2013-10-12
上傳用戶：kang1923
ngrep strives to provide most of GNU grep s common features, applying them to the network layer. ngrep is a pcap-aware tool that will allow you to specify extended regular or hexadecimal expressions to match against data payloads of Packets. It currently recognizes TCP, UDP and ICMP across Ethernet, PPP, SLIP, FDDI, Token Ring and null interfaces, and understands bpf filter logic in the same fashion as more common Packet sniffing tools, such as tcpdump and snoop.
標簽： applying features network strives
上傳時間： 2014-01-15
上傳用戶：bcjtao
重寫了微軟提供SQLHelper(共用的數據庫調用接口） 1把SqlHelper的connectionString做成一個全局量，統一設置數據庫連接字符串 2增加了返回特定表名的DataSet的各接口。 可在項目的config文件設置數據庫連接字符串 private static string connectionString = System.Configuration.ConfigurationSettings.AppSettings["ConnectionString"] <!-- application specific settings --> <appSettings> <add key="ConnectionString" value="Packet size=4096 user id=sa data source=localhost persist security info=True initial catalog=NorthWind password= "/> </appSettings> 當然可以把數據庫連接方法修改后直接用。
標簽： connectionString SQLHelper SqlHelper 微軟
上傳時間： 2013-12-12
上傳用戶：釣鰲牧馬
dasniff daSniff is an open source customizable sniffer for win32 systems. It helps you to log your LAN traffic by specifying Packet rules as filters.
標簽： customizable dasniff daSniff sniffer
上傳時間： 2013-12-19
上傳用戶：invtnewer
3 pairs of sample codes for basic net apps: . Socket server/client . start the server first . DatagramSocket . start MyDatagramSocketA first . MyDatagramSocketA receive a Packet first, and then send a reply MyDatagramSocketA send a Packet first, and then receive a reply. . Multicast sender/receiver . start the receiver first
標簽： server Socket Datagr client
上傳時間： 2015-03-31
上傳用戶：yxgi5
We propose and analyze several timestamping of an MPEG-2 Transport Stream transmitted strategies for performing over a Packet-switched network using the PCR-unaware encapsulation scheme, and analyze their effect on the quality of the recovered clock at the MPEG-2 Systems decoder.
標簽： timestamping transmitted strategies Transport
上傳時間： 2014-12-05
上傳用戶：450976175
