亚洲欧美第一页_禁久久精品乱码_粉嫩av一区二区三区免费野_久草精品视频

蟲蟲首頁| 資源下載| 資源專輯| 精品軟件
登錄| 注冊

Specification

  • 基于FPGA的磁盤陣列控制器的硬件設計與實現.rar

    隨著存儲技術的迅速發展,存儲業務需求的不斷增長,獨立的磁盤冗余陣列可利用多個磁盤并行存取提高存儲系統的性能。磁盤陣列技術采用硬件和軟件兩種方式實現,軟件RAID(Redundant Array of Independent Disks)主要利用操作系統提供的軟件實現磁盤冗余陣列功能,對系統資源利用率高,節省成本。硬件RAID將大部分RAID功能集成到一塊硬件控制器中,系統資源占用率低,可移植性好。 分析了軟件RAID的性能瓶頸,使用硬件直接完成部分計算提高軟件RAID性能。針對RAID5采用FPGA(Field Programmable Gate Array)技術實現RAID控制器硬件設計,完成磁盤陣列啟動、數據緩存(Cache)以及數據XOR校驗等功能。基于硬件RAID的理論,提出一種基于Virtex-4的硬件RAID控制器的系統設計方案:獨立微處理器和較大容量的內存;實現RAID級別遷移,在線容量擴展,在線數據熱備份等高效、用戶可定制的高級RAID功能;利用Virtex-4內置硬PowerPC完成RAID服務器部分配置和管理工作,運行Linux操作系統、RAID管理軟件等。控制器既可以作為RAID控制卡在服務器上使用,也可作為一個獨立的系統,成為磁盤陣列的調試平臺。 隨著集成電路的發展,芯片的體積越來越小,電路的布局布線密度越來越大,信號的工作頻率也越來越高,高速電路的傳輸線效應和信號完整性問題越來越明顯。RAID控制器屬于高速電路的范疇,在印刷電路板(Printed Circuit Block, PCB)實現時分別從疊層設計、布局、電源完整性、阻抗匹配和串擾等方面考慮了信號完整性問題,并基于IBIS(I/O Buffer Information Specification)模型進行了信號完整性分析及仿真。

    標簽: FPGA 磁盤陣列 控制器

    上傳時間: 2013-04-24

    上傳用戶:jeffery

  • BOSCH CAN規范V2.0 (中文版CAN協議)

    BOSCH CAN規范V2.0 (中文版CAN協議),介紹CAN Specification 2.0 pdf文件

    標簽: CAN BOSCH 2.0 協議

    上傳時間: 2013-04-24

    上傳用戶:zhuyibin

  • SD_SDIO_specsv2

    最新版本(2.00)的SD/SDIO協議(簡化版本)-Lastest version (2.00) of SD/SDIO Specification (simplified version)

    標簽: SD_SDIO_specsv

    上傳時間: 2013-04-24

    上傳用戶:Garfield

  • 模擬技術要點入門學習指南

    Maxim Analog Essentials are a series of plug-in peripheral modules that allow engineers to quickly test, evaluate, and integrate Maxim components into their hardware/software designs. The modules electrically and physically conform to the Digilent Pmod™ interface Specification and are compatible with any Digilent Pmod-compatible header.

    標簽: 模擬技術

    上傳時間: 2013-11-14

    上傳用戶:ljj722

  • ADC轉換器技術用語 (A/D Converter Defi

    ANALOG INPUT BANDWIDTH is a measure of the frequencyat which the reconstructed output fundamental drops3 dB below its low frequency value for a full scale input. Thetest is performed with fIN equal to 100 kHz plus integer multiplesof fCLK. The input frequency at which the output is −3dB relative to the low frequency input signal is the full powerbandwidth.APERTURE JITTER is the variation in aperture delay fromsample to sample. Aperture jitter shows up as input noise.APERTURE DELAY See Sampling Delay.BOTTOM OFFSET is the difference between the input voltagethat just causes the output code to transition to the firstcode and the negative reference voltage. Bottom Offset isdefined as EOB = VZT–VRB, where VZT is the first code transitioninput voltage and VRB is the lower reference voltage.Note that this is different from the normal Zero Scale Error.CONVERSION LATENCY See PIPELINE DELAY.CONVERSION TIME is the time required for a completemeasurement by an analog-to-digital converter. Since theConversion Time does not include acquisition time, multiplexerset up time, or other elements of a complete conversioncycle, the conversion time may be less than theThroughput Time.DC COMMON-MODE ERROR is a Specification which appliesto ADCs with differential inputs. It is the change in theoutput code that occurs when the analog voltages on the twoinputs are changed by an equal amount. It is usually expressed in LSBs.

    標簽: Converter Defi ADC 轉換器

    上傳時間: 2013-11-12

    上傳用戶:pans0ul

  • PCI ExpressTM Architecture

    PCI ExpressTM Architecture Add-in Card Compliance Checklist for the PCI Express Base 1.0a SpecificationThe PCI Special Interest Group disclaims all warranties and liability for the use of this document and the information contained herein and assumes no responsibility for any errors that may appear in this document, nor does the PCI Special Interest Group make a commitment to update the information contained herein.Contact the PCI Special Interest Group office to obtain the latest revision of this checklistQuestions regarding the ths document or membership in the PCI Special Interest Group may be forwarded tPCI Special Interest Group5440 SW Westgate Drive #217Portland, OR 97221Phone: 503-291-2569Fax: 503-297-1090 DISCLAIMERThis document is provided "as is" with no warranties whatsoever, including any warranty of merchantability, noninfringement, fitness for any particular purpose, or any warranty otherwise arising out of any proposal, Specification, or sample.  The PCI SIG disclaims all liability for infringement of proprietary rights, relating to use of information in this Specification.  No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted herein.

    標簽: Architecture ExpressTM PCI

    上傳時間: 2013-11-03

    上傳用戶:gy592333

  • SM320 PCB LAYOUT GUIDELINES

    Silicon Motion, Inc. has made best efforts to ensure that the information contained in this document is accurate andreliable. However, the information is subject to change without notice. No responsibility is assumed by SiliconMotion, Inc. for the use of this information, nor for infringements of patents or other rights of third parties.Copyright NoticeCopyright 2002, Silicon Motion, Inc. All rights reserved. No part of this publication may be reproduced, photocopied,or transmitted in any form, without the prior written consent of Silicon Motion, Inc. Silicon Motion, Inc. reserves theright to make changes to the product Specification without reservation and without notice to our users

    標簽: GUIDELINES LAYOUT 320 PCB

    上傳時間: 2014-12-24

    上傳用戶:zhaistone

  • 三相固能繼電器

    Specification: 輸入信號:DC9-32V&AC100-240V 適用負載:電熱負載,電感負載 控制方式:零點觸發(Zero cross turn-on) 輸入額定電壓:AC 110-440±10% 輸入額定電流:200-400A 使用頻率:50/60Hz 使用環境:-10℃-50℃ 90%RH 冷卻方式:風冷式

    標簽: 三相 繼電器

    上傳時間: 2013-11-14

    上傳用戶:拔絲土豆

  • 基于8086 CPU 的單芯片計算機系統的設計

    本文依據集成電路設計方法學,探討了一種基于標準Intel 8086 微處理器的單芯片計算機平臺的架構。研究了其與SDRAM,8255 并行接口等外圍IP 的集成,并在對AMBA協議和8086 CPU分析的基礎上,采用遵從AMBA傳輸協議的系統總線代替傳統的8086 CPU三總線結構,搭建了基于8086 IP 軟核的單芯片計算機系統,并實現了FPGA 功能演示。關鍵詞:微處理器; SoC;單芯片計算機;AMBA 協議 Design of 8086 CPU Based Computer-on-a-chip System(School of Electrical Engineering and Automation, Heifei University of Technology, Hefei, 230009,China)Abstract: According to the IC design methodology, this paper discusses the design of one kind of Computer-on-a-chip system architecture, which is based on the standard Intel8086 microprocessor,investigates how to integrate the 8086 CPU and peripheral IP such as, SDRAM controller, 8255 PPI etc. Based on the analysis of the standard Intel8086 microprocessor and AMBA Specification,the Computer-on-a-chip system based on 8086 CPU which uses AMBA bus instead of traditional three-bus structure of 8086 CPU is constructed, and the FPGA hardware emulation is fulfilled.Key words: Microprocessor; SoC; Computer-on-a-chip; AMBA Specification

    標簽: 8086 CPU 單芯片 計算機系統

    上傳時間: 2013-12-27

    上傳用戶:kernor

  • USB Demonstration for DK3200 w

    The μPSD32xx family, from ST, consists of Flash programmable system devices with a 8032 MicrocontrollerCore. Of these, the μPSD3234A and μPSD3254A are notable for having a complete implementationof the USB hardware directly on the chip, complying with the Universal Serial Bus Specification, Revision1.1.This application note describes a demonstration program that has been written for the DK3200 hardwaredemonstration kit (incorporating a μPSD3234A device). It gives the user an idea of how simple it is to workwith the device, using the HID class as a ready-made device driver for the USB connection.IN-APPLICATION-PROGRAMMING (IAP) AND IN-SYSTEM-PROGRAMMING (ISP)Since the μPSD contains two independent Flash memory arrays, the Micro Controller Unit (MCU) can executecode from one memory while erasing and programming the other. Product firmware updates in thefield can be reliably performed over any communication channel (such as CAN, Ethernet, UART, J1850)using this unique architecture. For In-Application-Programming (IAP), all code is updated through theMCU. The main advantage for the user is that the firmware can be updated remotely. The target applicationruns and takes care on its own program code and data memory.IAP is not the only method to program the firmware in μPSD devices. They can also be programmed usingIn-System-Programming (ISP). A IEEE1149.1-compliant JTAG interface is included on the μPSD. Withthis, the entire device can be rapidly programmed while soldered to the circuit board (Main Flash memory,Secondary Boot Flash memory, the PLD, and all configuration areas). This requires no MCU participation.The MCU is completely bypassed. So, the μPSD can be programmed or reprogrammed any time, anywhere, even when completely uncommitted.Both methods take place with the device in its normal hardware environment, soldered to a printed circuitboard. The IAP method cannot be used without previous use of ISP, because IAP utilizes a small amountof resident code to receive the service commands, and to perform the desired operations.

    標簽: Demonstration 3200 USB for

    上傳時間: 2014-02-27

    上傳用戶:zhangzhenyu

主站蜘蛛池模板: 象山县| 四子王旗| 益阳市| 年辖:市辖区| 郑州市| 罗田县| 河西区| 济源市| 偃师市| 灵川县| 萝北县| 寻甸| 乐山市| 伊金霍洛旗| 平邑县| 翁牛特旗| 府谷县| 万荣县| 汨罗市| 修武县| 五河县| 闵行区| 天镇县| 苗栗县| 大足县| 松滋市| 福州市| 明水县| 新竹市| 伊金霍洛旗| 桦川县| 万年县| 广州市| 离岛区| 大理市| 辽阳县| 乐山市| 成都市| 德安县| 聂拉木县| 大石桥市|