RS_latch using vhdl,
When using static gates as building blocks, the most fundamental latch is the simple SR latch, where S and R stand for set and reset. It can be constructed from a pair of cross-coupled NOR (Not OR) logic gates. The stored bit is present on the output marked Q.
Normally, in storage mode, the S and R inputs are both low, and feedback maintains the Q and Q outputs in a constant state, with Q the complement of Q. If S (Set) is pulsed high while R is held low, then the Q output is forced high, and stays high When S returns to low similarly, if R (Reset) is pulsed high while S is held low, then the Q output is forced low, and stays low When R returns to low.
標簽：
using
fundamental
the
RS_latch
上傳時間：
2017-07-30
上傳用戶：努力努力再努力
