亚洲欧美第一页_禁久久精品乱码_粉嫩av一区二区三区免费野_久草精品视频

蟲蟲首頁| 資源下載| 資源專輯| 精品軟件
登錄| 注冊

aSynchronous

  • Ideal for large low power (nanoWatt) and connectivity applications that benefit from the availabilit

    Ideal for large low power (nanoWatt) and connectivity applications that benefit from the availability of four serial ports: double synchronous serial ports (I² C™ and SPI™ ) and double aSynchronous (LIN capable) serial ports. Large amounts of RAM memory for buffering and FLASH program memory make it ideal for instrumentation panels, TCP/IP enabled embedded applications as well as metering and industrial control and monitoring applications. While operating up to 40 MHz, it is also backward software and hardware compatible with the PIC18F8720.

    標簽: connectivity applications availabilit nanoWatt

    上傳時間: 2016-02-04

    上傳用戶:CHINA526

  • 本人收集的ajax一些資料

    本人收集的ajax一些資料,打印版。 Ajax這個概念的最早提出者Jesse James Garrett認為:   Ajax是aSynchronous JavaScript and XML的縮寫。   Ajax并不是一門新的語言或技術,它實際上是幾項技術按一定的方式組合在一在同共的協作中發揮各自的作用,它包括   使用XHTML和CSS標準化呈現   使用DOM實現動態顯示和交互   使用XML和XSLT進行數據交換與處理   使用XMLHttpRequest進行異步數據讀取   最后用JavaScript綁定和處理所有數據 謝謝大家

    標簽: ajax

    上傳時間: 2013-12-15

    上傳用戶:c12228

  • A Linux port of the OpenBSD/FreeBSD Cryptographic Framework (OCF). This port aims to bring full asyn

    A Linux port of the OpenBSD/FreeBSD Cryptographic Framework (OCF). This port aims to bring full aSynchronous HW/SW crypto acceleration to the Linux kernel, OpenSwan, OpenSSL and applications using DES, 3DES, AES, MD5, SHA, PublicKey, RNGs and more.

    標簽: port Cryptographic Framework FreeBSD

    上傳時間: 2016-03-29

    上傳用戶:小寶愛考拉

  • vhdl編寫

    vhdl編寫,8b—10b 編解碼器設計 Encoder: 8b/10b Encoder (file: 8b10b_enc.vhd) Synchronous clocked inputs (latched on each clock rising edge) 8-bit parallel unencoded data input KI input selects data or control encoding aSynchronous active high reset initializes all logic Encoded data output 10-bit parallel encoded output valid 1 clock later Decoder: 8b/10b Decoder (file: 8b10b_dec.vhd) Synchronous clocked inputs (latched on each clock rising edge) 10-bit parallel encoded data input aSynchronous active high reset initializes all logic Decoded data, disparity and KO outputs 8-bit parallel unencoded output valid 1 clock later

    標簽: vhdl 編寫

    上傳時間: 2016-05-05

    上傳用戶:gundamwzc

  • CRC碼產生器與校驗器程序 Features : Executes in one clock cycle per data word Any polynomial from 4 to 32 b

    CRC碼產生器與校驗器程序 Features : Executes in one clock cycle per data word Any polynomial from 4 to 32 bits Any data width from 1 to 256 bits Any initialization value Synchronous or aSynchronous reset

    標簽: polynomial Features Executes clock

    上傳時間: 2013-12-18

    上傳用戶:Ants

  • 基于AJAX的動態樹型結構的設計與實現 簡要介紹了一種通用的

    基于AJAX的動態樹型結構的設計與實現 簡要介紹了一種通用的,動態樹型結構的實現方案,該方案基于aSynchronous JavaScript and XML,結合Struts框架設計實現了結構清晰、擴展性良好的多層架構,數據存儲于數據庫,結合XML描述樹的節點信息,使得任何按預定的XML文檔描述的信息都可以通過動態樹來展現。

    標簽: AJAX 動態

    上傳時間: 2016-12-22

    上傳用戶:愛死愛死

  • Serial UART open source core. The design is engineered for use as a stand alone chip or for use with

    Serial UART open source core. The design is engineered for use as a stand alone chip or for use with other of our cores. The reason for developing the Serial UART core is the fact, that aSynchronous serial communication is very common that almost every machine understands it.Also, for OCRP-1, we needed a way of communication with a host computer, to make it available over the net.

    標簽: engineered for use Serial

    上傳時間: 2017-03-11

    上傳用戶:aa17807091

  • The use of hardware description languages (HDLs) is becoming increasingly common for designing and

    The use of hardware description languages (HDLs) is becoming increasingly common for designing and verifying FPGA designs. Behavior level description not only increases design productivity, but also provides unique advantages for design verification. The most dominant HDLs today are Verilog and VHDL. This application note illustrates the use of Verilog in the design and verification of a digital UART (Universal aSynchronous Receiver & Transmitter).

    標簽: increasingly description designing languages

    上傳時間: 2014-01-08

    上傳用戶:小草123

  • The objective of this project is to create a driver for a camera module (we used the OV7620). After

    The objective of this project is to create a driver for a camera module (we used the OV7620). After taking the image with the camera, the driver will store into the external aSynchronous RAM, and then send it to the computer through a serial cable

    標簽: objective project create camera

    上傳時間: 2017-09-11

    上傳用戶:遠遠ssad

  • 基于TMS320F28035芯片為控制核心的空間矢量異步電機變頻器

    基于TMS320F28035芯片為控制核心的空間矢量異步電機變頻器  我們設計的異步電機變頻調速器以TMS320F28035芯片為控制核心,通過輸出三相PWM波控制智能功率模塊IPM驅動三相異步電機。我們使用空間矢量SVPWM算法,并對其進行了優化。采用檢測反電勢的方法省去了昂貴的光電編碼器,大大節省了成本。同時開創性的研發了自動根據運行環境調節的自適應變頻算法,使我們的變頻調速器可以在電網條件惡劣的鄉村山區工作,由此該變頻器已被一家民用水泵生產企業預訂。關鍵字 變頻器 TMS320f28035 IPM SVPWM In our design, the aSynchronous machine inverter based on the chip of TMS320F28035 drives the three-Phase aSynchronous machine by sending three-phase PWM waves to the IPM, which is short for the Intelligent-Power-Module. The SVPWM (space vector pulse width modulation) strategy is applied to our control algorithm and we optimize it mainly in two aspects. Firstly the inverter detects the speed by measuring the Back EMF instead of installing an expensive photoelectric encoder for costs reduction. 

    標簽: tms320f28035 芯片

    上傳時間: 2022-05-08

    上傳用戶:zhanglei193

主站蜘蛛池模板: 遂昌县| 永胜县| 肥东县| 石河子市| 盐山县| 恭城| 中超| 金沙县| 无锡市| 武隆县| 高淳县| 昌图县| 大庆市| 宿松县| 察隅县| 邵阳市| 平远县| 安吉县| 颍上县| 成武县| 定结县| 阿拉善右旗| 齐齐哈尔市| 海城市| 交口县| 普陀区| 柳林县| 威宁| 陆良县| 左权县| 武威市| 五原县| 图片| 白朗县| 临朐县| 布尔津县| 额敏县| 白玉县| 澄城县| 鄂托克前旗| 平邑县|