<center id="mmsus"></center>
·【作 者】 John L. Hennessy同作者書籍 【出 版 社】 Morgan Kaufmann 【書 號】 1558605967 【開 本】 16 開 【頁 &nbs
標簽： nbsp architecture Quantitative Computer
上傳時間： 2013-05-28
上傳用戶：wqxstar
Abstract: A digital RF modulator, an integrated solution that satisfies stringent DOCSIS RF-performancerequirements, takes advantage of modern technologies like high-performance wideband digital-to-analogconversion and CMOS technology scaling. This application note describes the concept and advantages ofa digital quadrature amplitude modulation (QAM) modulator that uses the direct-RF architecture to enablea cable access platform (CCAP) system.
上傳時間： 2013-10-20
上傳用戶：drink！
This unique guide to designing digital VLSI circuits takes a top-down approach, reflecting the natureof the design process in industry. Starting with architecture design, the book explains the why andhow of digital design, using the physics that designers need to know, and no more.Covering system and component aspects, design verification, VHDL modelling, clocking, signalintegrity, layout, electricaloverstress, field-programmable logic, economic issues, and more, thescope of the book is singularly comprehensive.
標簽： Integrated Digital Circuit Design
上傳時間： 2013-11-04
上傳用戶：life840315
高的工作電壓高達100V N雙N溝道MOSFET同步驅動 The D810DCDC is a synchronous step-down switching regulator controller that can directly step-down voltages from up to 100V, making it ideal for telecom and automotive applications. The D810DCDC uses a constant on-time valley current control architecture to deliver very low duty cycles with accurate cycle-by-cycle current limit, without requiring a sense resistor. A precise internal reference provides 0.5% DC accuracy. A high bandwidth (25MHz) error amplifi er provides very fast line and load transient response. Large 1Ω gate drivers allow the D810DCDC to drive multiple MOSFETs for higher current applications. The operating frequency is selected by an external resistor and is compensated for variations in VIN and can also be synchronized to an external clock for switching-noise sensitive applications. Integrated bias control generates gate drive power from the input supply during start-up and when an output shortcircuit occurs, with the addition of a small external SOT23 MOSFET. When in regulation, power is derived from the output for higher effi ciency.
上傳時間： 2013-10-24
上傳用戶：wd450412225
Battery powered applications that have a signifi cantamount of time in standby mode, require electrical circuitsto operate with a low quiescent current to preserve batterylife. The LTC3835 synchronous step-down controlleris an excellent solution with its ultralow quiescent current(80μA). Other features make it uniquely qualifi ed tosatisfy the needs of automotive applications. A wide 4Vto 36V input voltage range protects the supply againsthigh input voltage transients and is compatible with lowvoltage cold crank conditions. The constant frequencycurrent-mode architecture with high-side inductor current
上傳時間： 2013-11-20
上傳用戶：stewart·
The LTC®4223 is a dual Hot Swap™ controller that meetsthe power requirements of the Micro TelecommunicationComputing architecture (MicroTCA) specifi cation recentlyratifi ed by the PCI Industrial Computer ManufacturersGroup (PICMG).
上傳時間： 2013-10-21
上傳用戶：fengzimili
The LTC®3610 is a high power monolithic synchronousstep-down DC/DC regulator that can deliver up to 12Aof continuous output current from a 4V to 24V (28Vmaximum) input supply. It is a member of a high currentmonolithic regulator family (see Table 1) that featuresintegrated low RDS(ON) N-channel top and bottomMOSFETs. This results in a high effi ciency and highpower density solution with few external components.This regulator family uses a constant on-time valleycurrent mode architecture that is capable of operatingat very low duty cycles at high frequency and with veryfast transient response. All are available in low profi le(0.9mm max) QFN packages.
上傳時間： 2013-11-07
上傳用戶：moerwang
Removing output capacitors saves money and boardspace. Linear Technology’s OPTI-LOOPTM architectureallows you to use the output capacitors of your choice andcompensate the control loop for optimum transientresponse and loop stability. Figure 1 shows the dramaticimprovement possible with the OPTI-LOOP architecture.With the improvement shown in Figure 1, less capacitance
上傳時間： 2013-12-15
上傳用戶：fanboynet
當今電子系統如高端處理器及記憶體，對電源的需求是趨向更低電壓、更高電流的應用。同時、對負載的反應速度也要提高。因此功率系統工程師要面對的挑戰，是要設計出符合系統要求的細小、價廉但高效率的電源系統。而這些要求都不是傳統功率架構能夠完全滿足的。Vicor提出的分比功率架構(Factorized Power architecture FPA)以及一系列的整合功率元件，可提供革命性的功率轉換方案，應付以上提及的各項挑戰。這些功率元件稱為V•I晶片。
上傳時間： 2013-11-15
上傳用戶：yan2267246
The P89LPC912/913/914 are single-chip microcontrollers in low-cost 14-pin packages, based on a high performance processor architecture that executes instructions in two to four clocks, six times the rate of standard 80C51 devices. Many system level functions have been incorporated into the P89LPC912/913/914 in order to reduce component count, board space, and system cost.
上傳時間： 2013-10-12
上傳用戶：司令部正軍級
<center id="iuqmw"></center>