This application note describes how to build a system that can be used for determining theoptimal phase shift for a Double Data Rate (ddr) memory feedback clock. In this system, theddr memory is controlled by a controller that attaches to either the OPB or PLB and is used inan embedded microprocessor application. This reference system also uses a DCM that isconfigured so that the phase of its output clock can be changed while the system is running anda GPIO core that controls that phase shift. The GPIO output is controlled by a softwareapplication that can be run on a PowerPC® 405 or Microblaze™ microprocessor.
標簽：
XAPP
806
ddr
DCM
上傳時間：
2013-10-15
上傳用戶：euroford
