九九视频精品全部免费播放,成人在线电影在线观看视频,国产精品成人av

multi-Rate

XAPP806 -決定DDR反饋時(shí)鐘的最佳DCM相移

This application note describes how to build a system that can be used for determining theoptimal phase shift for a Double Data Rate (DDR) memory feedback clock. In this system, theDDR memory is controlled by a controller that attaches to either the OPB or PLB and is used inan embedded microprocessor application. This reference system also uses a DCM that isconfigured so that the phase of its output clock can be changed while the system is running anda GPIO core that controls that phase shift. The GPIO output is controlled by a softwareapplication that can be run on a PowerPC® 405 or Microblaze™ microprocessor.

標(biāo)簽： XAPP 806 DDR DCM

上傳時(shí)間： 2014-11-26

上傳用戶：erkuizhang
XAPP740利用AXI互聯(lián)設(shè)計(jì)高性能視頻系統(tǒng)

This application note covers the design considerations of a system using the performance features of the LogiCORE™ IP Advanced eXtensible Interface (AXI) Interconnect core. The design focuses on high system throughput through the AXI Interconnect core with F MAX and area optimizations in certain portions of the design. The design uses five AXI video direct memory access (VDMA) engines to simultaneously move 10 streams (five transmit video streams and five receive video streams), each in 1920 x 1080p format, 60 Hz refresh rate, and up to 32 data bits per pixel. Each VDMA is driven from a video test pattern generator (TPG) with a video timing controller (VTC) block to set up the necessary video timing signals. Data read by each AXI VDMA is sent to a common on-screen display (OSD) core capable of multiplexing or overlaying multiple video streams to a single output video stream. The output of the OSD core drives the DVI video display interface on the board. Performance monitor blocks are added to capture performance data. All 10 video streams moved by the AXI VDMA blocks are buffered through a shared DDR3 SDRAM memory and are controlled by a MicroBlaze™ processor. The reference system is targeted for the Virtex-6 XC6VLX240TFF1156-1 FPGA on the Xilinx® ML605 Rev D evaluation board

標(biāo)簽： XAPP 740 AXI 互聯(lián)

上傳時(shí)間： 2013-11-23

上傳用戶：shen_dafa
DRAM內(nèi)存模塊的設(shè)計(jì)技術(shù)

第二部分：DRAM 內(nèi)存模塊的設(shè)計(jì)技術(shù)..............................................................143第一章 SDR 和DDR 內(nèi)存的比較..........................................................................143第二章內(nèi)存模塊的疊層設(shè)計(jì).............................................................................145第三章內(nèi)存模塊的時(shí)序要求.............................................................................1493.1 無緩沖（Unbuffered）內(nèi)存模塊的時(shí)序分析.......................................1493.2 帶寄存器（Registered）的內(nèi)存模塊時(shí)序分析...................................154第四章內(nèi)存模塊信號(hào)設(shè)計(jì).................................................................................1594.1 時(shí)鐘信號(hào)的設(shè)計(jì).......................................................................................1594.2 CS 及CKE 信號(hào)的設(shè)計(jì)..............................................................................1624.3 地址和控制線的設(shè)計(jì)...............................................................................1634.4 數(shù)據(jù)信號(hào)線的設(shè)計(jì)...................................................................................1664.5 電源，參考電壓Vref 及去耦電容.........................................................169第五章內(nèi)存模塊的功耗計(jì)算.............................................................................172第六章實(shí)際設(shè)計(jì)案例分析.................................................................................178 目前比較流行的內(nèi)存模塊主要是這三種：SDR，DDR，RAMBUS。其中，RAMBUS內(nèi)存采用阻抗受控制的串行連接技術(shù),在這里我們將不做進(jìn)一步探討，本文所總結(jié)的內(nèi)存設(shè)計(jì)技術(shù)就是針對(duì)SDRAM 而言(包括SDR 和DDR)。現(xiàn)在我們來簡(jiǎn)單地比較一下SDR 和DDR，它們都被稱為同步動(dòng)態(tài)內(nèi)存，其核心技術(shù)是一樣的。只是DDR 在某些功能上進(jìn)行了改進(jìn)，所以DDR 有時(shí)也被稱為SDRAM II。DDR 的全稱是Double Data Rate，也就是雙倍的數(shù)據(jù)傳輸率，但是其時(shí)鐘頻率沒有增加，只是在時(shí)鐘的上升和下降沿都可以用來進(jìn)行數(shù)據(jù)的讀寫操作。對(duì)于SDR 來說,市面上常見的模塊主要有PC100/PC133/PC166,而相應(yīng)的DDR內(nèi)存則為DDR200(PC1600)/DDR266(PC2100)/DDR333(PC2700)。

標(biāo)簽： DRAM 內(nèi)存模塊設(shè)計(jì)技術(shù)

上傳時(shí)間： 2013-10-18

上傳用戶：宋桃子
ADAM-5510KW中FPID/PID功能塊之實(shí)現(xiàn)及應(yīng)用

ADAM-5510KW中FPID/PID功能塊之實(shí)現(xiàn)及應(yīng)用一、 ADAM-5510KW實(shí)現(xiàn)PID控制的方法1、ADAM-5510KW可以使用Multiprog軟件提供的FPID和PID功能塊來實(shí)現(xiàn)PID控制。2、ADAM-5510KW對(duì)可以使用的PID控制回路并無限制，實(shí)際上，取決于Scan Rate，ScanRate越低，則允許的PID回路越多。3、在實(shí)際應(yīng)用中，流量、液位、壓力、溫度等等對(duì)象都可以進(jìn)行控制。對(duì)于流量、液位、壓力等等參數(shù)可以用傳感器或變送器轉(zhuǎn)換為電壓/電流信號(hào)接入模擬量輸入模塊ADAM-5017進(jìn)行采集；對(duì)于溫度可以用熱電偶模塊ADAM-5018或熱電阻模塊ADAM-5013進(jìn)行采集；輸出的執(zhí)行機(jī)構(gòu)例如調(diào)節(jié)閥、風(fēng)扇等等可由模擬量輸出模塊ADAM-5024進(jìn)行控制。二、 ADAM-5510KW中如何調(diào)用FPID/PID功能塊1、FPID功能塊在ProconOS.fwl庫(kù)中，先將庫(kù)添加進(jìn)Project中。

標(biāo)簽： ADAM 5510 FPID PID

上傳時(shí)間： 2013-10-12

上傳用戶：it男一枚
確定任務(wù)參數(shù)的溫度記錄儀

Logger iButton devices have gained a lot of popularity with researchers. Although free evaluation software is easy to use and welldocumented, the choices and inputs that need to be made can sometimes be challenging. This application note explains technicalterms that are common with temperature logger iButtons and how they relate to each other. Additionally, it presents an algorithm tohelp users choose the necessary input parameters, including the sample rate based on a user's needs and the available memory tostore the data.

標(biāo)簽： 參數(shù) 溫度記錄儀

上傳時(shí)間： 2013-11-16

上傳用戶：xywhw1
H-JTAG調(diào)試軟件下載

ARM通訊　　H-JTAG 是一款簡(jiǎn)單易用的的調(diào)試代理軟件，功能和流行的MULTI-ICE 類似。H-JTAG 包括兩個(gè)工具軟件：H-JTAG SERVER 和H-FLASHER。其中，H-JTAG SERVER 實(shí)現(xiàn)調(diào)試代理的功能，而H-FLASHER則實(shí)現(xiàn)了FLASH 燒寫的功能。H-JTAG 的基本結(jié)構(gòu)如下圖1-1所示。　　H-JTAG支持所有基于ARM7 和ARM9的芯片的調(diào)試，并且支持大多數(shù)主流的ARM調(diào)試軟件，如ADS、RVDS、IAR 和KEIL。通過靈活的接口配置，H-JTAG 可以支持WIGGLER，SDT-JTAG 和用戶自定義的各種JTAG 調(diào)試小板。同時(shí)，附帶的H-FLASHER 燒寫軟件還支持常用片內(nèi)片外FLASH 的燒寫。使用H-JTAG，用戶能夠方便的搭建一個(gè)簡(jiǎn)單易用的ARM 調(diào)試開發(fā)平臺(tái)。H-JTAG 的功能和特定總結(jié)如下： 1. 支持 RDI 1.5.0 以及 1.5.1； 2. 支持所有ARM7 以及 ARM9 芯片； 3. 支持 THUMB 以及ARM 指令； 4. 支持 LITTLE-ENDIAN 以及 BIG-ENDIAN； 5. 支持 SEMIHOSTING； 6. 支持 WIGGLER， SDT-JTAG和用戶自定義JTAG調(diào)試板； 7. 支持 WINDOWS 9.X/NT/2000/XP； 8．支持常用FLASH 芯片的編程燒寫； 9. 支持LPC2000 和AT91SAM 片內(nèi)FLASH 的自動(dòng)下載；

標(biāo)簽： H-JTAG 調(diào)試軟件

上傳時(shí)間： 2013-11-19

上傳用戶：水中浮云
XMail is an Internet and intranet mail server featuring an SMTP server, POP3 server, finger server,

XMail is an Internet and intranet mail server featuring an SMTP server, POP3 server, finger server, multiple domains, no need for users to have a real system account, SMTP relay checking, RBL/RSS/ORBS/DUL and custom ( IP based and address based ) spam protection, SMTP authentication ( PLAIN LOGIN CRAM-MD5 POP3-before-SMTP and custom ), a POP3 account syncronizer with external POP3 accounts, account aliases, domain aliases, custom mail processing, direct mail files delivery, custom mail filters, mailing lists, remote administration, custom mail exchangers, logging, and multi-platform code. XMail sources compile under GNU/Linux, FreeBSD, OpenBSD, NetBSD, OSX, Solaris and NT/2K/XP.

標(biāo)簽： server featuring Internet intranet

上傳時(shí)間： 2015-01-12

上傳用戶：asddsd
來自《VC6.0可視化編程》的源碼

來自《VC6.0可視化編程》的源碼，適用于初學(xué)者。這是第一章，關(guān)于multi windows 的代碼

標(biāo)簽： 6.0 VC 可視化編程源碼

上傳時(shí)間： 2013-12-20

上傳用戶：TF2015
S3C44BOX的BIOS。可使用的命令：help --- show help ? --- = help date --- show or set current date time --

S3C44BOX的BIOS。可使用的命令：help --- show help ? --- = help date --- show or set current date time --- show or set current time setweek --- set weekday clock --- show system running clock setmclk --- set system running clock setbaud ------ set baud rate ipcfg ------ show or set IP address load ------ load file to ram comload ------ load file from serial port run ------ run from sdram prog ------ program flash copy ------ copy flash from src to dst address boot ------ boot from flash backup ------ move bios to the top of flash md ------ show memory data move ------ move program from flash to sdram

標(biāo)簽： help date show current

上傳時(shí)間： 2015-01-22

上傳用戶：ANRAN
linux下的gdbserver源碼

linux下的gdbserver源碼，供multi-ice調(diào)試ARM處理器

標(biāo)簽： gdbserver linux 源碼

上傳時(shí)間： 2013-12-24

上傳用戶：txfyddz