vhdl編寫，8b—10b 編解碼器設(shè)計(jì)
Encoder:
8b/10b Encoder (file: 8b10b_enc.vhd)
Synchronous clocked inputs (latched on each clock rising edge)
8-bit parallel unencoded data input
KI input selects data or control encoding
Asynchronous active high reset initializes all logic
Encoded data output
10-bit parallel encoded output valid 1 clock later
Decoder:
8b/10b Decoder (file: 8b10b_dec.vhd)
Synchronous clocked inputs (latched on each clock rising edge)
10-bit parallel encoded data input
Asynchronous active high reset initializes all logic
Decoded data, disparity and KO outputs
8-bit parallel unencoded output valid 1 clock later
The Synthetic PIC
Verion 1.1
This a vhdL synthesizable model of a simple PIC 16C5x microcontroller.
It is not, and is not intended as, a high fidelity circuit simulation.
This package includes the following files. Note that the license agreement
is stated in the main vhdL file, PICCPU.vhd and common questions are answered
in the file SYNTHPIC.TXT
Files:
README.TXT This file..
SYNTHPIC.TXT Questions and Answers
PICCPU.vhd Main processor vhdL file
PICALU.vhd ALU for the PICCPU
PICREGS.vhd Data memory
PICROM.vhd Program memory (created by HEX2vhdL utility)
PICTEST.vhd Simple test bench I used to do testing (optional)
PICTEST.CMD My Viewlogic ViewSim command file (again, optional)
TEST1.ASM First program I assembled and ran on it.
TEST2.ASM Another test program..
TEST3.ASM Yet another..
TEST4.ASM Yet another..
TEST5.ASM Yet another..
TEST6.ASM Yet another..
HEX2vhdL.CPP Utility for converting
Stereo-Vision circuit description, Aug 2002,
Ahmad Darabiha
This design contains four top level circuits: sv_chip0.vhd, sv_chip1.vhd, sv_chip2.vhd and
sv_chip3.vhd each of them built by one Virtex2000E fpga chip. This design is hierarchical and the
sub-circuits can be used as smaller benchmarks.
Working RS232 controller running at 9600 Hz.
Consist of Transmitter and Receiver Module.
Tested in FPGA Spartan 3
Included files for testing at FPGA
- Scan4digit .vhd - to display at 7 sgement display
- D4to7 .vhd - Convert HEX decimal to ASCII code.
