亚洲欧美第一页_禁久久精品乱码_粉嫩av一区二区三区免费野_久草精品视频

蟲蟲首頁| 資源下載| 資源專輯| 精品軟件
登錄| 注冊

Architectures

  • CodeWarrior開發套件概述簡要說明

    CodeWarrior Development Studio for ColdFire Architectures, Linux Application Edition (Classic, Linux and Windows®)

    標簽: CodeWarrior 開發套件

    上傳時間: 2013-10-14

    上傳用戶:hz07104032

  • XAPP996-雙處理器參考設計套件

    This is the Xilinx Dual Processor Reference Designs suite. The designs illustrate a few differentdual-core Architectures based on the MicroBlaze™ and PowerPC™ processors. The designsillustrate various concepts described in the Xilinx White Paper WP262 titled, “DesigningMultiprocessor Systems in Platform Studio”. There are simple software applications includedwith the reference designs that show various forms of interaction between the two processors.

    標簽: XAPP 996 雙處理器 參考設計

    上傳時間: 2013-10-29

    上傳用戶:旭521

  • 移動無線終端導航AFE和數據轉換器

    Abstract: High-speed and low-speed data converters serve critical functions in modern broadband mobile radios. This application note outlines how todetermine high-speed data converter performance requirements in baseband sampling radio Architectures. Also, system partition strategies andadvantages are outlined when considering a high-speed analog front-end (AFE) solution.

    標簽: AFE 移動 無線終端 導航

    上傳時間: 2013-11-02

    上傳用戶:jjj0202

  • XAPP694-從配置PROM讀取用戶數據

    This application note describes how to retrieve user-defined data from Xilinx configurationPROMs (XC18V00 and Platform Flash devices) after the same PROM has configured theFPGA. The method to add user-defined data to the configuration PROM file is also discussed.The reference design described in this application note can be used in any of the followingXilinx FPGA Architectures: Spartan™-II, Spartan-IIE, Spartan-3, Virtex™, Virtex-E, Virtex-II,and Virtex-II Pro.

    標簽: XAPP PROM 694 讀取

    上傳時間: 2013-10-09

    上傳用戶:guojin_0704

  • CPLD和FPGA設計介紹

    Field Programmable Gate Arrays (FPGAs) are becoming a critical part of every system design. Many vendors offer many different Architectures and processes. Which one is right for your design? How do you design one of these so that it works correctly and functions as you expect in your entire system? These are the questions that this paper sets out to answer.

    標簽: CPLD FPGA

    上傳時間: 2013-10-22

    上傳用戶:lmq0059

  • lwIP is a small independent implementation of the TCP/IP protocol suite that has been developed by

    lwIP is a small independent implementation of the TCP/IP protocol suite that has been developed by Adam Dunkels at the Computer and Networks Architectures (CNA) lab at the Swedish Institute of Computer Science (SICS).

    標簽: implementation independent developed protocol

    上傳時間: 2015-05-02

    上傳用戶:windwolf2000

  • Chapter 1. Creational Patterns Chapter 2. Behavioral Patterns Chapter 3. Structural Patterns Chap

    Chapter 1. Creational Patterns Chapter 2. Behavioral Patterns Chapter 3. Structural Patterns Chapter 4. System Patterns Chapter 5. Introduction to Java Programming Language Patterns Chapter 6. Java Core APIs Chapter 7. Distributed Technologies Chapter 8. Jini and J2EE Architectures

    標簽: Patterns Chapter Behavioral Creational

    上傳時間: 2014-02-02

    上傳用戶:bakdesec

  • Micro In-System Programmer Brief Installation Notes Enter the src directory. If uisp does not

    Micro In-System Programmer Brief Installation Notes Enter the src directory. If uisp does not compile successfully, add switch -DNO_DIRECT_IO in the Makefile to remove support for direct I/O port access (that may be necessary on non-PC Architectures). Parallel port access should still work if you have the Linux ppdev driver (patch for 2.2.17 is in the kernel directory, ppdev is standard in 2.4 kernels). Please lobby Alan Cox to include this tiny little driver in 2.2.x too :). To make it type: make and to install it: make install If you have any further doubts, please consult UISP s homepage: http://www.nongnu.org/uisp/

    標簽: Installation Programmer In-System directory

    上傳時間: 2013-12-23

    上傳用戶:小儒尼尼奧

  • John Wiley & Sons - JPEG2000 Standard for Image Compression Concepts Algorithms and VLSI Architectur

    John Wiley & Sons - JPEG2000 Standard for Image Compression Concepts Algorithms and VLSI Architectures 2005

    標簽: Compression Architectur Algorithms Concepts

    上傳時間: 2013-12-04

    上傳用戶:tyler

  • This lab exercise will cover the use of AccelDSP’s design exploration capabilities that include mapp

    This lab exercise will cover the use of AccelDSP’s design exploration capabilities that include mapping variables to memory and unrolling loop and vector operations. You will learn how to create different hardware Architectures without modifying the MATLAB source to explore different area/performance tradeoffs.

    標簽: capabilities exploration AccelDSP exercise

    上傳時間: 2014-12-22

    上傳用戶:eclipse

主站蜘蛛池模板: 东阿县| 工布江达县| 平远县| 呼伦贝尔市| 景谷| 天全县| 鲜城| 崇左市| 古田县| 涞源县| 扎囊县| 凤山县| 眉山市| 读书| 平乡县| 博乐市| 洛南县| 成武县| 靖边县| 勃利县| 永嘉县| 汝阳县| 衡阳县| 沙坪坝区| 大港区| 汝城县| 咸丰县| 滕州市| 三亚市| 涞源县| 宣恩县| 二连浩特市| 新巴尔虎右旗| 阿鲁科尔沁旗| 和平区| 云安县| 墨江| 昭苏县| 沿河| 灵丘县| 阜平县|