Abstract: Investment in smart meters and smart grid end equipment continues to grow worldwide as countriestry to make their electric delivery systems more efficient. However, as critical as the electric deliveryinfrastructure is, it is normally not secured and thus subject to attack. This article describes the concept oflife-Cycle security—the idea that embedded equipment in the smart grid must have security designed into theentire life of the product, even back to the contract manufacturer. We also talk about how life-Cycle securityapplies to embedded equipment in the smart grid. Potential threats are discussed, as are potential solutionsto mitigate the risks posed by those threats.
標簽： 智能電表 智能電網(wǎng)
上傳時間： 2014-12-24
上傳用戶：熊少鋒
高的工作電壓高達100V N雙N溝道MOSFET同步驅(qū)動 The D810DCDC is a synchronous step-down switching regulator controller that can directly step-down voltages from up to 100V, making it ideal for telecom and automotive applications. The D810DCDC uses a constant on-time valley current control architecture to deliver very low duty Cycles with accurate Cycle-by-Cycle current limit, without requiring a sense resistor. A precise internal reference provides 0.5% DC accuracy. A high bandwidth (25MHz) error amplifi er provides very fast line and load transient response. Large 1Ω gate drivers allow the D810DCDC to drive multiple MOSFETs for higher current applications. The operating frequency is selected by an external resistor and is compensated for variations in VIN and can also be synchronized to an external clock for switching-noise sensitive applications. Integrated bias control generates gate drive power from the input supply during start-up and when an output shortcircuit occurs, with the addition of a small external SOT23 MOSFET. When in regulation, power is derived from the output for higher effi ciency.
上傳時間： 2013-10-24
上傳用戶：wd450412225
Although recent popular attention is focused on LithiumIon batteries, one must not forget that other batterychemistries, such as Nickel Cadmium (NiCd) and NickelMetal Hydride (NiMH) have advantages in rechargeablepower systems. Nickel-based batteries are robust, capableof high discharge rates, have good Cycle life, do notrequire special protection circuitry and are less expensivethan Li-Ion. Among the two, NiMH batteries are rapidlyreplacing NiCd because of their higher capacity (40% to50% more) and the environmental concerns of the toxiccadmium contained in NiCd batteries.
上傳時間： 2013-11-04
上傳用戶：qq10538412
IC 特色 : ˙ 半諧振模式之 ZVS零電壓切換 , 能有效降低切換損失 , 提高效率 , 并具展頻功能 , 改善EMI . ˙ 輕 / 重載的 Duty Factor 皆在 CCM 與 DCM 邊緣 , 是最能發(fā)揮次級 "同步整流" 效率的一種工作模式 . ˙ 空載時進入 Cycle Skipping ( Typical 0.3W ) , 有效達成環(huán)保規(guī)範 . ˙ 內(nèi)建 "LEB前緣遮沒" 功能 , 避免電流迴授失真 . ˙ 能隨輸入電壓變化 , 自動補償 OPP過功率保護點 . ˙ 精密的 OVP 過壓保護點可自行設(shè)定 . ˙ 完整的保護功能 : OVP過壓保護 , OCP過流保護 , OPP過載保護 , SWP線圈短路保護 , SCP輸出短路保護 , OTP過溫度保護 .
上傳時間： 2014-12-24
上傳用戶：回電話#
實時時鐘是微機保護裝置的重要部件，在討論PCF8583結(jié)構(gòu)與功能的基礎(chǔ)上，提出采用dsPIC33F系列微處理器與串行I2C時鐘PCF8583的接口設(shè)計方案，給出了相應(yīng)的接口電路與軟件流程。該設(shè)計方案結(jié)構(gòu)簡單，可靠性高，開發(fā)周期短，具有一定的實用與參考價值。所設(shè)計的微機保護裝置已投入現(xiàn)場運行，效果良好。 Abstract: Real-time clock chip is an important part in microcomputer protection device.Based on discussing the structure and function of PCF8583，a new interface scheme which uses dsPIC33F microprocessor and serial clock chip（I2C）PCF8583is proposed.The method of the circuit design and the main software flow are introduced in this paper.The scheme has simple structure，higher reliability and shorter exploitation Cycle，so has definite practicality or reference value.The microcomputer protection device has been put into operation with better effects.
標簽： 8583 PCF 串行時鐘 中的應(yīng)用
上傳時間： 2013-11-18
上傳用戶：Thuan
數(shù)字信號處理器dsPIC33F集多通道高精度A/D轉(zhuǎn)換、多通訊模式、看門狗、CMOS Flash技術(shù)等于一體，其內(nèi)部可完成所有數(shù)據(jù)操作，實現(xiàn)總線不出芯片技術(shù)。將該處理器應(yīng)用于微機保護裝置，提出基于dsPIC33F微處理器的微機保護裝置的設(shè)計方案，給出相應(yīng)的接口電路與軟件流程。該設(shè)計方案結(jié)構(gòu)簡單，性價比及可靠性高，開發(fā)周期短，具有一定的實用推廣價值。所研制的微機保護裝置現(xiàn)場運行效果良好。 Abstract: The dsPIC33F microprocessor has a plentiful interior resource which contains multi-channel，high precision A/D converters，multi-communication module，watchdog，CMOS Flash technology，and so on.All data manipulations is accomplished interiorly.What is more，it makes the technology that bus does not go beyond the chip comes into practice.The paper put forwards a design scheme based on dsPIC33F microprocessor.The scheme has the advantages of simple structure，high reliability and shortened exploitation Cycle.What is more，it has definite practicality and reference.The microcomputer protection device has been put into operation with excellent effects.
上傳時間： 2013-11-16
上傳用戶：開懷常笑
介紹了用單片機C 語言實現(xiàn)無功補償中電容組循環(huán)投切的基本原理和算法，并舉例說明。關(guān)鍵詞：循環(huán)投切;C51;無功補償中圖分類號： TM76 文獻標識碼： BAbstract: This paper introduces the aplication of C51 in the controlling of capacitorsuits Cycle powered to be on and off in reactive compensation.it illustrate thefondamental principle and algorithm with example.Key words: Cycle powered to be on and off; C51; reactive compensation 為提高功率因數(shù)，往往采用補償電容的方法來實現(xiàn)。而電容器的容量是由實時功率因數(shù)與標準值進行比較來決定的，實時功率因數(shù)小于標準值時，需投入電容組，實時功率因數(shù)大于標準值時，則需切除電容組。投切方式的不合理，會對電容器造成損壞，現(xiàn)有的控制器多采用“順序投切”方式，在這種投切方式下排序在前的電容器組，先投后切；而后面的卻后投先切。這不僅使處于前面的電容組經(jīng)常處于運行狀態(tài)，積累熱量不易散失，影響其使用壽命，而且使后面的投切開關(guān)經(jīng)常動作，同樣減少壽命。合理的投切方式應(yīng)為“循環(huán)投切”。這種投切方式使先投入的運行的電容組先退出，后投的后切除，從而使各組電容及投切開關(guān)使用機率均等，降低了電容組的平均運行溫度，減少了投切開關(guān)的動作次數(shù)，延長了其使用壽命。
上傳時間： 2014-12-27
上傳用戶：hopy
The CAT28LV64 is a low voltage, low power, CMOS Parallel EEPROM organized as 8K x 8−bits. It requires a simple interface for in−system programming. On−chip address and data latches, self−timed write Cycle with auto−clear and VCC power up/down write protection eliminate additional timing and protection hardware. DATA Polling and Toggle status bit signal the start and end of the self−timed write Cycle. Additionally, the CAT28LV64 features hardware and software write protection.
上傳時間： 2013-11-16
上傳用戶：浩子GG
All inputs of the C16x family have Schmitt-Trigger input characteristics. These Schmitt-Triggers are intended to always provide proper internal low and high levels, even if anundefined voltage level (between TTL-VIL and TTL-VIH) is externally applied to the pin.The hysteresis of these inputs, however, is very small, and can not be properly used in anapplication to suppress signal noise, and to shape slow rising/falling input transitions.Thus, it must be taken care that rising/falling input signals pass the undefined area of theTTL-specification between VIL and VIH with a sufficient rise/fall time, as generally usualand specified for TTL components (e.g. 74LS series: gates 1V/us, clock inputs 20V/us).The effect of the implemented Schmitt-Trigger is that even if the input signal remains inthe undefined area, well defined low/high levels are generated internally. Note that allinput signals are evaluated at specific sample points (depending on the input and theperipheral function connected to it), at that signal transitions are detected if twoconsecutive samples show different levels. Thus, only the current level of an input signalat these sample points is relevant, that means, the necessary rise/fall times of the inputsignal is only dependant on the sample rate, that is the distance in time between twoconsecutive evaluation time points. If an input signal, for instance, is sampled throughsoftware every 10us, it is irrelevant, which input level would be seen between thesamples. Thus, it would be allowable for the signal to take 10us to pass through theundefined area. Due to the sample rate of 10us, it is assured that only one sample canoccur while the signal is within the undefined area, and no incorrect transition will bedetected. For inputs which are connected to a peripheral function, e.g. capture inputs, thesample rate is determined by the clock Cycle of the peripheral unit. In the case of theCAPCOM unit this means a sample rate of 400ns @ 20MHz CPU clock. This requiresinput signals to pass through the undefined area within these 400ns in order to avoidmultiple capture events.For input signals, which do not provide the required rise/fall times, external circuitry mustbe used to shape the signal transitions.In the attached diagram, the effect of the sample rate is shown. The numbers 1 to 5 in thediagram represent possible sample points. Waveform a) shows the result if the inputsignal transition time through the undefined TTL-level area is less than the time distancebetween the sample points (sampling at 1, 2, 3, and 4). Waveform b) can be the result ifthe sampling is performed more than once within the undefined area (sampling at 1, 2, 5,3, and 4).Sample points:1. Evaluation of the signal clearly results in a low level2. Either a low or a high level can be sampled here. If low is sampled, no transition willbe detected. If the sample results in a high level, a transition is detected, and anappropriate action (e.g. capture) might take place.3. Evaluation here clearly results in a high level. If the previous sample 2) had alreadydetected a high, there is no change. If the previous sample 2) showed a low, atransition from low to high is detected now.
上傳時間： 2013-10-23
上傳用戶：copu
All inputs of the C16x family have Schmitt-Trigger input characteristics. These Schmitt-Triggers are intended to always provide proper internal low and high levels, even if anundefined voltage level (between TTL-VIL and TTL-VIH) is externally applied to the pin.The hysteresis of these inputs, however, is very small, and can not be properly used in anapplication to suppress signal noise, and to shape slow rising/falling input transitions.Thus, it must be taken care that rising/falling input signals pass the undefined area of theTTL-specification between VIL and VIH with a sufficient rise/fall time, as generally usualand specified for TTL components (e.g. 74LS series: gates 1V/us, clock inputs 20V/us).The effect of the implemented Schmitt-Trigger is that even if the input signal remains inthe undefined area, well defined low/high levels are generated internally. Note that allinput signals are evaluated at specific sample points (depending on the input and theperipheral function connected to it), at that signal transitions are detected if twoconsecutive samples show different levels. Thus, only the current level of an input signalat these sample points is relevant, that means, the necessary rise/fall times of the inputsignal is only dependant on the sample rate, that is the distance in time between twoconsecutive evaluation time points. If an input signal, for instance, is sampled throughsoftware every 10us, it is irrelevant, which input level would be seen between thesamples. Thus, it would be allowable for the signal to take 10us to pass through theundefined area. Due to the sample rate of 10us, it is assured that only one sample canoccur while the signal is within the undefined area, and no incorrect transition will bedetected. For inputs which are connected to a peripheral function, e.g. capture inputs, thesample rate is determined by the clock Cycle of the peripheral unit. In the case of theCAPCOM unit this means a sample rate of 400ns @ 20MHz CPU clock. This requiresinput signals to pass through the undefined area within these 400ns in order to avoidmultiple capture events.
上傳時間： 2014-04-02
上傳用戶：han_zh
蟲蟲下載站版權(quán)所有 京ICP備2021023401號-1
