關于FPGA流水線設計的論文
This work investigates the use of very deep pipelines for
impLEmenting circuits in FPGAs, where each pipeline
stage is limited to a singLE FPGA logic eLEment (LE). The
architecture and VHDL design of a parameterized integer
array multiplier is presented and also an IEEE 754
compliant 32-bit floating-point multiplier. We show how to
write VHDL cells that impLEment such approach, and how
the array multiplier architecture was adapted. Synthesis
and simulation were performed for Altera Apex20KE
devices, although the VHDL code should be portabLE to
other devices. For this family, a 16 bit integer multiplier
achieves a frequency of 266MHz, whiLE the floating point
unit reaches 235MHz, performing 235 MFLOPS in an
FPGA. Additional cells are inserted to synchronize data,
what imposes significant area penalties. This and other
considerations to apply the technique in real designs are
also addressed.
標簽：
investigates
impLEmenting
pipelines
circuits
上傳時間：
2015-07-26
上傳用戶：CHINA526
