亚洲欧美第一页_禁久久精品乱码_粉嫩av一区二区三区免费野_久草精品视频

蟲(chóng)蟲(chóng)首頁(yè)| 資源下載| 資源專輯| 精品軟件
登錄| 注冊(cè)

BIt-Band

  • XAPP122 - Spartan-XL FPGA的Express配置

    Express Mode uses an 8-bit wide bus path for fast configuration of Xilinx FPGAs. Thisapplication note provides information on how to perform Express configuration specifically forthe Spartan™-XL family. The Express mode signals and their associated timing are defined.The steps of Express configuration are described in detail, followed by detailed instructions thatshow how to implement the configuration circui

    標(biāo)簽: Spartan-XL Express XAPP FPGA

    上傳時(shí)間: 2014-12-28

    上傳用戶:hewenzhi

  • WP200-將Spartan-3 FPGA用作遠(yuǎn)程數(shù)碼相機(jī)的低成本控制器

      The introduction of Spartan-3™ devices has createdmultiple changes in the evolution of embedded controldesigns and pushed processing capabilities to the “almostfreestage.” With these new FPGAs falling under $20, involume, with over 1 million system gates, and under $5for 100K gate-level units, any design with programmablelogic has a readily available 8- or 16-bit processor costingless than 75 cents and 32-bit processor for less than $1.50.

    標(biāo)簽: Spartan FPGA 200 WP

    上傳時(shí)間: 2013-12-10

    上傳用戶:zgu489

  • XAPP719 -利用USR_ACCESS寄存器實(shí)現(xiàn)PowerPC高速緩存配置

    The Virtex™-4 user access register (USR_ACCESS_VIRTEX4) is a 32-bit register thatprovides direct access to bitstream data by the FPGA fabric. It is useful for loadingPowerPC™ 405 (PPC405) processor caches and/or other data into the FPGA after the FPGAhas been configured, thus achieving partial reconfiguration. The USR_ACCESS_VIRTEX4register is programmed through the bitstream with a command that writes a series of 32-bitwords.

    標(biāo)簽: USR_ACCESS PowerPC XAPP 719

    上傳時(shí)間: 2013-11-13

    上傳用戶:我累個(gè)乖乖

  • WP409利用Xilinx FPGA打造出高端比特精度和周期精度浮點(diǎn)DSP算法實(shí)現(xiàn)方案

    WP409利用Xilinx FPGA打造出高端比特精度和周期精度浮點(diǎn)DSP算法實(shí)現(xiàn)方案: High-Level Implementation of Bit- and Cycle-Accurate Floating-Point DSP Algorithms with Xilinx FPGAs

    標(biāo)簽: Xilinx FPGA 409 DSP

    上傳時(shí)間: 2013-11-07

    上傳用戶:defghi010

  • PLD對(duì)FPGA數(shù)據(jù)加密

    SRAM-based FPGAs are non-volatile devices. Upon powerup, They are required to be programmed from an external source. This procedure allows anyone to easily monitor the bit-stream, and clone the device. The problem then becomes how can you effectively protect your intellectual property from others in an architecture where the part is externally programmed?

    標(biāo)簽: FPGA PLD 數(shù)據(jù)加密

    上傳時(shí)間: 2013-11-06

    上傳用戶:wl9454

  • 各種功能的計(jì)數(shù)器實(shí)例(VHDL源代碼)

    各種功能的計(jì)數(shù)器實(shí)例(VHDL源代碼):ENTITY counters IS  PORT  (   d  : IN  INTEGER RANGE 0 TO 255;   clk  : IN BIT;   clear : IN BIT;   ld  : IN BIT;   enable : IN BIT;   up_down : IN BIT;   qa  : OUT  INTEGER RANGE 0 TO 255;   qb  : OUT  INTEGER RANGE 0 TO 255;   qc  : OUT  INTEGER RANGE 0 TO 255;   qd  : OUT  INTEGER RANGE 0 TO 255;   qe  : OUT  INTEGER RANGE 0 TO 255;   qf  : OUT  INTEGER RANGE 0 TO 255;   qg  : OUT  INTEGER RANGE 0 TO 255;   qh  : OUT  INTEGER RANGE 0 TO 255;   qi  : OUT  INTEGER RANGE 0 TO 255;

    標(biāo)簽: VHDL 計(jì)數(shù)器 源代碼

    上傳時(shí)間: 2014-11-30

    上傳用戶:半熟1994

  • ISM射頻接收器的基帶計(jì)算

    Abstract: Many industrial/scientific/medical (ISM) band radio frequency (RF) receivers use an external Sallen-Key datafilter and a data slicer to generate the baseband digital output. This tutorial describes the ISM-RF Baseband Calculator,which can be used to calculate the filter capacitor values and the data slicer RC components, while providing a visualexample of the baseband signals.

    標(biāo)簽: ISM 射頻接收器 基帶計(jì)算

    上傳時(shí)間: 2013-11-04

    上傳用戶:jkhjkh1982

  • 6位數(shù)微電腦型計(jì)數(shù)器(48*96mm)

    特點(diǎn) 最高輸入頻率 10KHz 計(jì)數(shù)速度 50/10000脈波/秒可選擇 四種輸入模式可選擇(加算,減算,加減算,90度相位差加減算) 90度相位差加減算具有提高解析度4倍功能 輸入脈波具有預(yù)設(shè)刻度功能 計(jì)數(shù)暫時(shí)停止功能 3組報(bào)警功能 15BIT類比輸出功能 數(shù)位RS-485界面 2:主要規(guī)格 脈波輸入型式: Jump-pin selectable current sourcing(NPN) or current sinking (PNP) 脈波觸發(fā)電位: HI bias (CMOS) (VIH=7.5V, VIL=5.5V) LO bias (TTL) (VIH=3.7V, VIL=2.0V) 最高輸入頻率: <10KHz (up,down,up/down mode) <3KHz (quadrature mode) 輸出動(dòng)作時(shí)間 : 0.1 to 99.9 second adjustable 輸出復(fù)歸方式: Manual(N) or automatic (R or C) can be modif 繼電器容量: AC 250V-5A, DC 30V-7A 顯示值范圍: -199999 to 999999 類比輸出解析度: 15 bit DAC 輸出反應(yīng)速度: < 1/f+10ms(0-90%) 輸出負(fù)載能力: < 10mA for voltage mode < 10V for current mode <[(V+)-7.5V]/20mA for two-wire mode 輸出之漣波: < 0.1% F.S. 通訊位址: "01"-"FF" 傳輸速度: 19200/9600/4800/2400 selective 通信協(xié)議: Modbus RTU mode 顯示幕: Red high efficiency LEDs high 14.22mm (.56") 參數(shù)設(shè)定方式: Touch switches 感應(yīng)器電源: 12VDC +/-3%(<60mA) 記憶方式: Non-volatile E2PROM memory 絕緣耐壓能力: 2KVac/1 min. (input/output/power) 1600Vdc (input/output) 使用環(huán)境條件: 0-50℃(20 to 90% RH non-condensed) 存放環(huán)境條件: 0-70℃(20 to 90% RH non-condensed) CE認(rèn)證: EN 55022:1998/A1:2000 Class A EN 61000-3-2:2000 EN 61000-3-3:1995/A1:2001 EN 55024:1998/A1:2001

    標(biāo)簽: 48 96 mm 微電腦

    上傳時(shí)間: 2013-11-23

    上傳用戶:redmoons

  • 微電腦型類比隔離傳送器

    特點(diǎn) 精確度0.1%滿刻度 可輸入交直流電流/交直流電壓/電位計(jì)/傳送器...等信號(hào) 16 BIT類比輸出功能 輸入與輸出絕緣耐壓2仟伏特/1分鐘 寬范圍交直流兩用電源設(shè)計(jì) 尺寸小,穩(wěn)定性高 2主要規(guī)格 精確度: 0.1% F.S. (23 ±5℃) 顯示值范圍: 0-±19999 digit adjustable 類比輸出解析度: 16 bit DAC 輸出反應(yīng)速度: < 250 ms (0-90%)(>10Hz) 輸出負(fù)載能力: < 10mA for voltage mode < 10V for current mode 輸出之漣波: < 0.1% F.S. 歸零調(diào)整范圍: 0- ±9999 Digit adjustable 最大值調(diào)整范圍: 0- ±9999 Digit adjustable 溫度系數(shù): 50ppm/℃ (0-50℃) 顯示幕: Red high efficiency LEDs high 10.16mm (0.4") 隔離特性: Input/Output/Power/Case 參數(shù)設(shè)定方式: Touch switches 記憶方式: Non-volatile E2PROM memory 絕緣抗阻: >100Mohm with 500V DC 絕緣耐壓能力: 2KVac/1 min. (input/output/power) 1600Vdc (input/output) 使用環(huán)境條件: 0-60℃(20 to 90% RH non-condensed) 存放環(huán)境條件: 0-70℃(20 to 90% RH non-condensed) 安裝方式: Socket/plugin type with barrier terminals CE認(rèn)證: EN 55022:1998/A1:2000 Class A EN 61000-3-2:2000 EN 61000-3-3:1995/A1:2001 EN 55024:1998/A1:2001

    標(biāo)簽: 微電腦 隔離傳送器

    上傳時(shí)間: 2014-01-05

    上傳用戶:eastgan

  • 用于低噪聲CMOS圖像傳感器的流水線ADC設(shè)計(jì)及其成像驗(yàn)證

      在對(duì)低噪聲CMOS圖像傳感器的研究中,除需關(guān)注其噪聲外,目前數(shù)字化也是它的一個(gè)重要的研究和設(shè)計(jì)方向,設(shè)計(jì)了一種可用于低噪聲CMOS圖像傳感器的12 bit,10 Msps的流水線型ADC,并基于0.5 ?滋m標(biāo)準(zhǔn)CMOS工藝進(jìn)行了流片。最后,通過(guò)在PCB測(cè)試版上用本文設(shè)計(jì)的ADC實(shí)現(xiàn)了模擬輸出的低噪聲CMOS圖像傳感器的模數(shù)轉(zhuǎn)換,并基于自主開(kāi)發(fā)的成像測(cè)試系統(tǒng)進(jìn)行了成像驗(yàn)證,結(jié)果表明,成像畫面清晰,該ADC可作為低噪聲CMOS圖像傳感器的芯片級(jí)模數(shù)轉(zhuǎn)換器應(yīng)用。

    標(biāo)簽: CMOS ADC 低噪聲 圖像傳感器

    上傳時(shí)間: 2013-11-19

    上傳用戶:xz85592677

主站蜘蛛池模板: 永平县| 寿宁县| 广昌县| 镇坪县| 孙吴县| 绥芬河市| 文山县| 青浦区| 府谷县| 池州市| 保山市| 高阳县| 南丹县| 临江市| 长丰县| 迁西县| 普安县| 裕民县| 青川县| 称多县| 界首市| 萝北县| 怀集县| 库车县| 姜堰市| 泰来县| 龙州县| 东乌珠穆沁旗| 筠连县| 东城区| 伊春市| 赤水市| 巫山县| 青龙| 济阳县| 钦州市| 道孚县| 社会| 林西县| 昌江| 黔东|