本文利用Verilog Hdl 語言自頂向下的設(shè)計(jì)方法設(shè)計(jì)多功能數(shù)字鐘，突出了其作為硬件描述語言的良好的可讀性、可移植性和易理解等優(yōu)點(diǎn)，并通過Altera QuartusⅡ 4.1 和ModelSim SE 6.0 完成綜合、仿真。此程序通過下載到FPGA 芯片后，可應(yīng)用于實(shí)際的數(shù)字鐘顯示中。
關(guān)鍵詞：Verilog Hdl；硬件描述語言；FPGA
Abstract: In this paper, the process of designing multifunctional digital clock by the Verilog Hdl top-down design method is presented, which has shown the readability, portability and easily understanding of Verilog Hdl as a hard description language. Circuit synthesis and simulation are performed by Altera QuartusⅡ 4.1 and ModelSim SE 6.0. The program can be used in the truly digital clock display by downloading to the FPGA chip.
Keywords: Verilog Hdl；hardware description language；FPGA
標(biāo)簽：
Verilog
Hdl
多功能
數(shù)字
上傳時(shí)間：
2013-11-10
上傳用戶：hz07104032
