Internal Interrupts are used to respond to asynchronous requests from a certain part of themicrocontroller that needs to be serviced. Each peripheral in the TriCore as well as theBus Control Unit, the Debug Unit, the Peripheral Control Processor (PCP) and the CPUitself can generate an Interrupt Request.So what is an external Interrupt?An external Interrupt is something alike as the internal Interrupt. The difference is that anexternal Interrupt request is caused by an external event. Normally this would be a pulseon Port0 or Port1, but it can be even a signal from the input buffer of the SSC, indicatingthat a service is requested.The User’s Manual does not explain this aspect in detail so this ApNote will explain themost common form of an external Interrupt request. This ApNote will show that there is aneasy way to react on a pulse on Port0 or Port1 and to create with this impulse an InterruptService Request. Later in the second part of the document, you can find hints on how todebounce impulses to enable the use of a simple switch as the input device.Note: You will find additional information on how to setup the Interrupt System in theApNote “First steps through the TriCore Interrupt System” (AP3222xx)1. It would gobeyond the scope of this document to explain this here, but you will find selfexplanatoryexamples later on.
標(biāo)簽： Exter easy work with
上傳時(shí)間： 2013-10-27
上傳用戶：zhangyigenius
I2C interface, is a very powerful tool for system designers. Theintegrated protocols allow systems to be completely software defined.Software development time of different products can be reduced byassembling a library of reusable software modules. In addition, themultimaster capability allows rapid testing and alignment ofend-products via external connections to an assembly-line computer.The mask programmable 87LPC76X and its EPROM version, the87LPC76X, can operate as a master or a slave device on the I2Csmall area network. In addition to the efficient interface to thededicated function ICs in the I2C family, the on-board interfacefacilities I/O and RAM expansion, access to EEPROM andprocessor-to-processor communications.
標(biāo)簽： microcontro Using 76X LPC
上傳時(shí)間： 2013-12-30
上傳用戶：Artemis
1、程序的基本格式先介紹二條偽指令：EQU ——標(biāo)號(hào)賦值偽指令ORG ——地址定義偽指令PIC16C5X在RESET后指令計(jì)算器PC被置為全“1”，所以PIC16C5X幾種型號(hào)芯片的復(fù)位地址為：PIC16C54/55：1FFHPIC16C56：3FFHPIC16C57/58：7FFH一般來說，PIC的源程序并沒有要求統(tǒng)一的格式，大家可以根據(jù)自己的風(fēng)格來編寫。但這里我們推薦一種清晰明了的格式TITLE This is ⋯⋯ ；程序標(biāo)題；--------------------------------------；名稱定義和變量定義；--------------------------------------F0 EQU 0RTCC EQU 1PC EQU 2STATUS EQU 3FSR EQU 4RA EQU 5RB EQU 6RC EQU 7┋PIC16C54 EQU 1FFH ；芯片復(fù)位地址PIC16C56 EQU 3FFHPIC16C57 EQU 7FFH；-----------------------------------------ORG PIC16C54 GOTO MAIN ；在復(fù)位地址處轉(zhuǎn)入主程序ORG 0 ；在0000H開始存放程序；-----------------------------------------；子程序區(qū)；-----------------------------------------DELAY MOVLW 255┋RETLW 0；------------------------------------------；主程序區(qū)；------------------------------------------MAINMOVLW B‘00000000’TRIS RB ；RB已由偽指令定義為6，即B口┋LOOPBSF RB，7 CALL DELAYBCF RB，7 CALL DELAY┋GOTO LOOP；-------------------------------------------END ；程序結(jié)束注:MAIN標(biāo)號(hào)一定要處在0頁面內(nèi)。2、程序設(shè)計(jì)基礎(chǔ)
標(biāo)簽： PIC 單片機(jī)程序設(shè)計(jì)
上傳時(shí)間： 2013-11-14
上傳用戶：cjf0304
The STWD100 watchdog timer circuits are self-contained devices which prevent systemfailures that are caused by certain types of hardware errors (non-responding peripherals,bus contention, etc.) or software errors (bad code jump, code stuck in loop, etc.).The STWD100 watchdog timer has an input, WDI, and an output, WDO (see Figure 2). Theinput is used to clear the internal watchdog timer periodically within the specified timeoutperiod, twd (see Section 3: Watchdog timing). While the system is operating correctly, itperiodically toggles the watchdog input, WDI. If the system fails, the watchdog timer is notreset, a system alert is generated and the watchdog output, WDO, is asserted (seeSection 3: Watchdog timing).The STWD100 circuit also has an enable pin, EN (see Figure 2), which can enable ordisable the watchdog functionality. The EN pin is connected to the internal pull-downresistor. The device is enabled if the EN pin is left floating.
上傳時(shí)間： 2013-10-22
上傳用戶：taiyang250072
51匯編程序?qū)嵗号e一例說明：流水燈加數(shù)碼管 LOOP: ; 標(biāo)號(hào)CLR P2.6 ;選中p2.6 數(shù)碼管左邊的8字使能SETB P2.7 ;p2.7不使能。 右邊的數(shù)碼管消隱MOV P0,#28H ;把28h送p0口；數(shù)碼管顯示 0LCALL DELAY ;延時(shí)MOV P0,#0FFH ;0ffh 送p0口，數(shù)碼管清除CLR P1.0 ;點(diǎn)亮p1.0發(fā)光管MOV P0,#7EH ;把7eh送p0口；數(shù)碼管顯示 1LCALL DELAYMOV P0,#0FFHCLR P1.1 ;點(diǎn)亮p1.0發(fā)光管CLR P1.0 ;點(diǎn)亮p1.0發(fā)光管MOV P0,#0A2H ;數(shù)碼管顯示 2LCALL DELAYMOV P0,#0FFHCLR P1.2CLR P1.1CLR P1.0MOV P0,#62H ;數(shù)碼管顯示 3LCALL DELAYMOV P0,#0FFHCLR P1.3CLR P1.2CLR P1.1CLR P1.0MOV P0,#74H ;數(shù)碼管顯示 4LCALL DELAYMOV P0,#0FFHCLR P1.4CLR P1.3CLR P1.2CLR P1.1CLR P1.0MOV P0,#61H ;數(shù)碼管顯示 5;LCALL DELAYMOV P0,#0FFHCLR P1.5CLR P1.4CLR P1.3CLR P1.2CLR P1.1CLR P1.0MOV P0,#21H ; 數(shù)碼管顯示 6LCALL DELAYMOV P0,#0FFHCLR P1.6CLR P1.5CLR P1.4CLR P1.3CLR P1.2CLR P1.1CLR P1.0MOV P0,#7AH ; 數(shù)碼管顯示 7LCALL DELAYMOV P0,#0FFHCLR P1.7CLR P1.6CLR P1.5CLR P1.4CLR P1.3CLR P1.2CLR P1.1CLR P1.0MOV P0,#20H ; 數(shù)碼管顯示 8LCALL DELAYMOV P0,#0FFHLCALL DELAYMOV P0,#0FFHMOV P1,#0FFH;程序到此結(jié)果為左邊的數(shù)碼管顯示0，1，2，3，4，5，6，7，8;p1.0------------p1.7指示燈依次點(diǎn)亮SETB P2.6 ; 左邊的8消隱CLR P2.7 ;選中p2.7 數(shù)碼管右邊的8字使能 ，；MOV P0,#28HLCALL DELAYMOV P0,#0FFHMOV P1,#0FFHCLR P1.0MOV P0,#7EHLCALL DELAYMOV P0,#0FFHMOV P1,#0FFHCLR P1.1MOV P0,#0A2HLCALL DELAYMOV P0,#0FFHMOV P1,#0FFHCLR P1.2MOV P0,#62HLCALL DELAYMOV P0,#0FFHMOV P1,#0FFHCLR P1.3MOV P0,#74HLCALL DELAYMOV P0,#0FFHMOV P1,#0FFHCLR P1.4MOV P0,#61HLCALL DELAYMOV P0,#0FFHMOV P1,#0FFHCLR P1.5MOV P0,#21HLCALL DELAYMOV P0,#0FFHMOV P1,#0FFHCLR P1.6MOV P0,#7AHLCALL DELAYMOV P0,#0FFHMOV P1,#0FFHCLR P1.7MOV P0,#20HLCALL DELAYMOV P0,#0FFHMOV P1,#0FFHMOV P0,#0FFHMOV P1,#0FFH;這一段和上一段基本相同， 不同的是右邊的數(shù)碼管依次顯示012345678，左邊的不亮；;同時(shí)p1口的燈流動(dòng)顯示：AJMP LOOP; 注意： 程序運(yùn)行到此跳轉(zhuǎn)到開始標(biāo)號(hào)，重復(fù)執(zhí)行：DELAY: ;延時(shí)子程序；參考前面的教程：CLR P3.3 ;注意小喇叭在3.3口， 這里可以使小喇叭發(fā)出嗒，嗒聲MOV R7,#255NOPNOPD1:MOV R6,#255setb p3.3D2: DJNZ R6,D2clr p3.3DJNZ R7,D1SETB P3.3RETENDLOOP: ； 標(biāo)號(hào)CLR P2.6 ；選中p2.6 數(shù)碼管左邊的8字使能SETB P2.7 ；p2.7不使能。 右邊的數(shù)碼管消隱MOV P0,#28H ；把28h送p0口；數(shù)碼管顯示 0 ;28為1010000LCALL DELAY ； 延時(shí)程序MOV P0,#0FFH ；0ffh 送p0口，數(shù)碼管清除；P0口為11111111CLR P1.0 ；點(diǎn)亮p1.0發(fā)光管； P1。0為電平，P0口為11111110MOV P0,#7EH ；把7eh送p0口；數(shù)碼管顯示 1； P1。0為低電平，P0口為11111110LCALL DELAY ； 延時(shí)程序MOV P0,#0FFHMOV P0,#0FFH ；0ffh 送p0口，數(shù)碼管清除；P0口為11111111 清一次顯示這條是清顯示的
標(biāo)簽： 匯編 上傳時(shí)間： 2013-10-31
上傳用戶：gundamwzc
DSP從入門到精通全集EN
標(biāo)簽： DSP
上傳時(shí)間： 2013-11-04
上傳用戶：caiqinlin
中文版詳情瀏覽：http://www.elecfans.com/emb/fpga/20130715324029.html Xilinx UltraScale:The Next-Generation Architecture for Your Next-Generation Architecture The Xilinx® UltraScale™ architecture delivers unprecedented levels of integration and capability with ASIC-class system- level performance for the most demanding applications. The UltraScale architecture is the industr y's f irst application of leading-edge ASIC architectural enhancements in an All Programmable architecture that scales from 20 nm planar through 16 nm FinFET technologies and beyond, in addition to scaling from monolithic through 3D ICs. Through analytical co-optimization with the X ilinx V ivado® Design Suite, the UltraScale architecture provides massive routing capacity while intelligently resolving typical bottlenecks in ways never before possible. This design synergy achieves greater than 90% utilization with no performance degradation. Some of the UltraScale architecture breakthroughs include: • Strategic placement (virtually anywhere on the die) of ASIC-like system clocks, reducing clock skew by up to 50% • Latency-producing pipelining is virtually unnecessary in systems with massively parallel bus architecture, increasing system speed and capability • Potential timing-closure problems and interconnect bottlenecks are eliminated, even in systems requiring 90% or more resource utilization • 3D IC integration makes it possible to build larger devices one process generation ahead of the current industr y standard • Greatly increased system performance, including multi-gigabit serial transceivers, I/O, and memor y bandwidth is available within even smaller system power budgets • Greatly enhanced DSP and packet handling The Xilinx UltraScale architecture opens up whole new dimensions for designers of ultra-high-capacity solutions.
標(biāo)簽： UltraScale Xilinx 架構(gòu)
上傳時(shí)間： 2013-11-13
上傳用戶：瓦力瓦力hong
This white paper discusses how market trends, the need for increased productivity, and new legislation have accelerated the use of safety systems in industrial machinery. This TÜV-qualified FPGA design methodology is changing the paradigms of safety designs and will greatly reduce development effort, system complexity, and time to market. This allows FPGA users to design their own customized safety controllers and provides a significant competitive advantage over traditional microcontroller or ASIC-based designs. Introduction The basic motivation of deploying functional safety systems is to ensure safe operation as well as safe behavior in cases of failure. Examples of functional safety systems include train brakes, proximity sensors for hazardous areas around machines such as fast-moving robots, and distributed control systems in process automation equipment such as those used in petrochemical plants. The International Electrotechnical Commission’s standard, IEC 61508: “Functional safety of electrical/electronic/programmable electronic safety-related systems,” is understood as the standard for designing safety systems for electrical, electronic, and programmable electronic (E/E/PE) equipment. This standard was developed in the mid-1980s and has been revised several times to cover the technical advances in various industries. In addition, derivative standards have been developed for specific markets and applications that prescribe the particular requirements on functional safety systems in these industry applications. Example applications include process automation (IEC 61511), machine automation (IEC 62061), transportation (railway EN 50128), medical (IEC 62304), automotive (ISO 26262), power generation, distribution, and transportation. 圖Figure 1. Local Safety System
標(biāo)簽： FPGA 安全系統(tǒng)
上傳時(shí)間： 2013-11-05
上傳用戶：維子哥哥
很多不同的廠家生產(chǎn)各種型號(hào)的計(jì)算機(jī)，它們運(yùn)行完全不同的操作系統(tǒng)，但TCP.IP協(xié)議族允許它們互相進(jìn)行通信。這一點(diǎn)很讓人感到吃驚，因?yàn)樗淖饔靡堰h(yuǎn)遠(yuǎn)超出了起初的設(shè)想。T C P / I P起源于6 0年代末美國政府資助的一個(gè)分組交換網(wǎng)絡(luò)研究項(xiàng)目，到9 0年代已發(fā)展成為計(jì)算機(jī)之間最常應(yīng)用的組網(wǎng)形式。它是一個(gè)真正的開放系統(tǒng)，因?yàn)閰f(xié)議族的定義及其多種實(shí)現(xiàn)可以不用花錢或花很少的錢就可以公開地得到。它成為被稱作“全球互聯(lián)網(wǎng)”或“因特網(wǎng)(Internet)”的基礎(chǔ)，該廣域網(wǎng)（WA N）已包含超過1 0 0萬臺(tái)遍布世界各地的計(jì)算機(jī)。本章主要對(duì)T C P / I P協(xié)議族進(jìn)行概述，其目的是為本書其余章節(jié)提供充分的背景知識(shí)。 TCP.IP協(xié)議 縮略語 ACK (ACKnowledgment) TCP首部中的確認(rèn)標(biāo)志 API (Application Programming Interface) 應(yīng)用編程接口 ARP (Address Resolution Protocol) 地址解析協(xié)議 ARPANET(Defense Advanced Research Project Agency NETwork) (美國)國防部遠(yuǎn)景研究規(guī)劃局 AS (Autonomous System) 自治系統(tǒng) ASCII (American Standard Code for Information Interchange) 美國信息交換標(biāo)準(zhǔn)碼 ASN.1 (Abstract Syntax Notation One) 抽象語法記法1 BER (Basic Encoding Rule) 基本編碼規(guī)則 BGP (Border Gateway Protocol) 邊界網(wǎng)關(guān)協(xié)議 BIND (Berkeley Internet Name Domain) 伯克利I n t e r n e t域名 BOOTP (BOOTstrap Protocol) 引導(dǎo)程序協(xié)議 BPF (BSD Packet Filter) BSD 分組過濾器 CIDR (Classless InterDomain Routing) 無類型域間選路 CIX (Commercial Internet Exchange) 商業(yè)互聯(lián)網(wǎng)交換 CLNP (ConnectionLess Network Protocol) 無連接網(wǎng)絡(luò)協(xié)議 CRC (Cyclic Redundancy Check) 循環(huán)冗余檢驗(yàn) CSLIP (Compressed SLIP) 壓縮的S L I P CSMA (Carrier Sense Multiple Access) 載波偵聽多路存取 DCE (Data Circuit-terminating Equipment) 數(shù)據(jù)電路端接設(shè)備 DDN (Defense Data Network) 國防數(shù)據(jù)網(wǎng) DF (Don’t Fragment) IP首部中的不分片標(biāo)志 DHCP (Dynamic Host Configuration Protocol) 動(dòng)態(tài)主機(jī)配置協(xié)議 DLPI (Data Link Provider Interface) 數(shù)據(jù)鏈路提供者接口 DNS (Domain Name System) 域名系統(tǒng) DSAP (Destination Service Access Point) 目的服務(wù)訪問點(diǎn) DSLAM (DSL Access Multiplexer) 數(shù)字用戶線接入復(fù)用器 DSSS (Direct Sequence Spread Spectrum) 直接序列擴(kuò)頻 DTS (Distributed Time Service) 分布式時(shí)間服務(wù) DVMRP (Distance Vector Multicast Routing Protocol) 距離向量多播選路協(xié)議 EBONE (European IP BackbONE) 歐洲I P主干網(wǎng) EOL (End of Option List) 選項(xiàng)清單結(jié)束 EGP (External Gateway Protocol) 外部網(wǎng)關(guān)協(xié)議 EIA (Electronic Industries Association) 美國電子工業(yè)協(xié)會(huì) FCS (Frame Check Sequence) 幀檢驗(yàn)序列 FDDI (Fiber Distributed Data Interface) 光纖分布式數(shù)據(jù)接口 FIFO (First In, First Out) 先進(jìn)先出 FIN (FINish) TCP首部中的結(jié)束標(biāo)志 FQDN (Full Qualified Domain Name) 完全合格的域名 FTP (File Transfer Protocol) 文件傳送協(xié)議 HDLC (High-level Data Link Control) 高級(jí)數(shù)據(jù)鏈路控制 HELLO 選路協(xié)議 IAB (Internet Architecture Board) Internet體系結(jié)構(gòu)委員會(huì) IANA (Internet Assigned Numbers Authority) Internet號(hào)分配機(jī)構(gòu) ICMP (Internet Control Message Protocol) Internet控制報(bào)文協(xié)議 IDRP (InterDomain Routing Protocol) 域間選路協(xié)議 IEEE (Institute of Electrical and Electronics Engineering) （美國）電氣與電子工程師協(xié)會(huì) IEN (Internet Experiment Notes) 互聯(lián)網(wǎng)試驗(yàn)注釋 IESG (Internet Engineering Steering Group) Internet工程指導(dǎo)小組 IETF (Internet Engineering Task Force) Internet工程專門小組 IGMP (Internet Group Management Protocol) Internet組管理協(xié)議 IGP (Interior Gateway Protocol) 內(nèi)部網(wǎng)關(guān)協(xié)議 IMAP (Internet Message Access Protocol) Internet報(bào)文存取協(xié)議 IP (Internet Protocol) 網(wǎng)際協(xié)議 I RTF (Internet Research Task Force) Internet研究專門小組 IS-IS (Intermediate System to Intermediate System Protocol) 中間系統(tǒng)到中間系統(tǒng)協(xié)議 ISN (Initial Sequence Number) 初始序號(hào) ISO (International Organization for Standardization) 國際標(biāo)準(zhǔn)化組織 ISOC (Internet SOCiety) Internet協(xié)會(huì) LAN (Local Area Network) 局域網(wǎng) LBX (Low Bandwidth X) 低帶寬X LCP (Link Control Protocol) 鏈路控制協(xié)議 LFN (Long Fat Net) 長肥網(wǎng)絡(luò) LIFO (Last In, First Out) 后進(jìn)先出 LLC (Logical Link Control) 邏輯鏈路控制 LSRR (Loose Source and Record Route) 寬松的源站及記錄路由 MBONE (Multicast Backbone On the InterNEt) Internet上的多播主干網(wǎng) MIB (Management Information Base) 管理信息庫 MILNET (MILitary NETwork) 軍用網(wǎng) MIME (Multipurpose Internet Mail Extensions) 通用I n t e r n e t郵件擴(kuò)充 MSL (Maximum Segment Lifetime) 報(bào)文段最大生存時(shí)間 MSS (Maximum Segment Size) 最大報(bào)文段長度 M TA (Message Transfer Agent) 報(bào)文傳送代理 MTU (Maximum Transmission Unit) 最大傳輸單元 NCP (Network Control Protocol) 網(wǎng)絡(luò)控制協(xié)議 NFS (Network File System) 網(wǎng)絡(luò)文件系統(tǒng) NIC (Network Information Center) 網(wǎng)絡(luò)信息中心 NIT (Network Interface Tap) 網(wǎng)絡(luò)接口栓（S u n公司的一個(gè)程序） NNTP (Network News Transfer Protocol) 網(wǎng)絡(luò)新聞傳送協(xié)議 NOAO (National Optical Astronomy Observatories) 國家光學(xué)天文臺(tái) NOP (No Operation) 無操作 NSFNET (National Science Foundation NETwork) 國家科學(xué)基金網(wǎng)絡(luò) NSI (NASA Science Internet) （美國）國家宇航局I n t e r n e t NTP (Network Time Protocol) 網(wǎng)絡(luò)時(shí)間協(xié)議 NVT (Network Virtual Terminal) 網(wǎng)絡(luò)虛擬終端 OSF (Open Software Foudation) 開放軟件基金 OSI (Open Systems Interconnection) 開放系統(tǒng)互連 OSPF (Open Shortest Path First) 開放最短通路優(yōu)先 PAWS (Protection Against Wrapped Sequence number) 防止回繞的序號(hào) PDU (Protocol Data Unit) 協(xié)議數(shù)據(jù)單元 POSIX (Portable Operating System Interface) 可移植操作系統(tǒng)接口 PPP (Point-to-Point Protocol) 點(diǎn)對(duì)點(diǎn)協(xié)議 PSH (PuSH) TCP首部中的急迫標(biāo)志 RARP (Reverse Address Resolution Protocol) 逆地址解析協(xié)議 RFC (Request For Comments) Internet的文檔，其中的少部分成為標(biāo)準(zhǔn)文檔 RIP (Routing Information Protocol) 路由信息協(xié)議 RPC (Remote Procedure Call) 遠(yuǎn)程過程調(diào)用 RR (Resource Record) 資源記錄 RST (ReSeT) TCP首部中的復(fù)位標(biāo)志 RTO (Retransmission Time Out) 重傳超時(shí) RTT (Round-Trip Time) 往返時(shí)間 SACK (Selective ACKnowledgment) 有選擇的確認(rèn) SLIP (Serial Line Internet Protocol) 串行線路I n t e r n e t協(xié)議 SMI (Structure of Management Information) 管理信息結(jié)構(gòu) SMTP (Simple Mail Transfer Protocol) 簡單郵件傳送協(xié)議 SNMP (Simple Network Management Protocol) 簡單網(wǎng)絡(luò)管理協(xié)議 SSAP (Source Service Access Point) 源服務(wù)訪問點(diǎn) SSRR (Strict Source and Record Route) 嚴(yán)格的源站及記錄路由 SWS (Silly Window Syndrome) 糊涂窗口綜合癥 SYN (SYNchronous) TCP首部中的同步序號(hào)標(biāo)志 TCP (Transmission Control Protocol) 傳輸控制協(xié)議 TFTP (Trivial File Transfer Protocol) 簡單文件傳送協(xié)議 TLI (Transport Layer Interface) 運(yùn)輸層接口 TTL (Ti m e - To-Live) 生存時(shí)間或壽命 TUBA (TCP and UDP with Bigger Addresses) 具有更長地址的T C P和U D P Telnet 遠(yuǎn)程終端協(xié)議 UA (User Agent) 用戶代理 UDP (User Datagram Protocol) 用戶數(shù)據(jù)報(bào)協(xié)議 URG (URGent) TCP首部中的緊急指針標(biāo)志 UTC (Coordinated Universal Time) 協(xié)調(diào)的統(tǒng)一時(shí)間 UUCP (Unix-to-Unix CoPy) Unix到U n i x的復(fù)制 WAN (Wide Area Network) 廣域網(wǎng) WWW (World Wide Web) 萬維網(wǎng) XDR (eXternal Data Representation) 外部數(shù)據(jù)表示 XID (transaction ID) 事務(wù)標(biāo)識(shí)符 XTI (X/Open Transport Layer Interface) X/ O p e n運(yùn)輸層接口
上傳時(shí)間： 2013-11-13
上傳用戶：tdyoung
特點(diǎn) 最高輸入頻率 10KHz 顯示范圍0-9999（一段設(shè)定）0至999999累積量 計(jì)數(shù)速度 50/10000脈波/秒可選擇 輸入脈波具有預(yù)設(shè)刻度功能 累積量同步（批量）或非同步（批次）計(jì)數(shù)可選擇 數(shù)位化指撥設(shè)定操作簡易 計(jì)數(shù)暫時(shí)停止功能 1組報(bào)警功能 2:主要規(guī)格 脈波輸入型式: Jump-pin selectable current sourcing(NPN) or current sinking (PNP) 脈波觸發(fā)電位: HI bias (CMOS) (VIH=7.5V, VIL=5.5V) LO bias (TTL) (VIH=3.7V, VIL=2.0V) 最高輸入頻率: <10KHz (up,down,up/down mode) 輸出動(dòng)作時(shí)間 : 0.1 to 99.9 second adjustable 輸出復(fù)歸方式: Manual(N) or automatic (R or C) can be modif 繼電器容量: AC 250V-5A, DC 30V-7A 顯示值范圍: 0-9999（PV,SV） 0-999999(TV) 顯示幕: Red high efficiency LEDs high 7.0mm (.276")(PV,SV) Red high efficiency LEDs high 9.2mm (.36")(TV) 參數(shù)設(shè)定方式: Touch switches 感應(yīng)器電源: 12VDC +/-3%(<60mA) 記憶方式: Non-volatile E2PROM memory 絕緣耐壓能力: 2KVac/1 min. (input/output/power) 1600Vdc (input/output) 使用環(huán)境條件: 0-50℃(20 to 90% RH non-condensed) 存放環(huán)境條件: 0-70℃(20 to 90% RH non-condensed) CE認(rèn)證: EN 55022:1998/A1:2000 Class A EN 61000-3-2:2000 EN 61000-3-3:1995/A1:2001 EN 55024:1998/A1:2001
標(biāo)簽： 設(shè)定 累積計(jì)數(shù)器
上傳時(shí)間： 2013-10-24
上傳用戶：wvbxj
蟲蟲下載站版權(quán)所有 京ICP備2021023401號(hào)-1
