亚洲欧美第一页_禁久久精品乱码_粉嫩av一区二区三区免费野_久草精品视频

蟲蟲首頁| 資源下載| 資源專輯| 精品軟件
登錄| 注冊(cè)

High-Altitude

  • WP328-FPGA的語音數(shù)據(jù)融合

      The SDI standards are the predominant standards for uncompressed digital videointerfaces in the broadcast studio and video production center. The first SDI standard,SD-SDI, allowed standard-definition digital video to be transported over the coaxial cableinfrastructure initially installed in studios to carry analog video. Next, HD-SDI wasto support high-definition video. Finally, dual link HD-SDI and 3G-SDIdoubled the bandwidth of HD-SDI to support 1080p (50 Hz and 60 Hz) and other videoformats requiring more bandwidth than HD-SDI provides.

    標(biāo)簽: FPGA 328 WP 語音

    上傳時(shí)間: 2013-12-08

    上傳用戶:liansi

  • XAPP740利用AXI互聯(lián)設(shè)計(jì)高性能視頻系統(tǒng)

    This application note covers the design considerations of a system using the performance features of the LogiCORE™ IP Advanced eXtensible Interface (AXI) Interconnect core. The design focuses on high system throughput through the AXI Interconnect core with F MAX  and area optimizations in certain portions of the design. The design uses five AXI video direct memory access (VDMA) engines to simultaneously move 10 streams (five transmit video streams and five receive video streams), each in 1920 x 1080p format, 60 Hz refresh rate, and up to 32 data bits per pixel. Each VDMA is driven from a video test pattern generator (TPG) with a video timing controller (VTC) block to set up the necessary video timing signals. Data read by each AXI VDMA is sent to a common on-screen display (OSD) core capable of multiplexing or overlaying multiple video streams to a single output video stream. The output of the OSD core drives the DVI video display interface on the board. Performance monitor blocks are added to capture performance data. All 10 video streams moved by the AXI VDMA blocks are buffered through a shared DDR3 SDRAM memory and are controlled by a MicroBlaze™ processor. The reference system is targeted for the Virtex-6 XC6VLX240TFF1156-1 FPGA on the Xilinx® ML605 Rev D evaluation board

    標(biāo)簽: XAPP 740 AXI 互聯(lián)

    上傳時(shí)間: 2013-11-23

    上傳用戶:shen_dafa

  • XAPP520將符合2.5V和3.3V I/O標(biāo)準(zhǔn)的7系列FPGA高性能I/O Bank進(jìn)行連接

    XAPP520將符合2.5V和3.3V I/O標(biāo)準(zhǔn)的7系列FPGA高性能I/O Bank進(jìn)行連接  The I/Os in Xilinx® 7 series FPGAs are classified as either high range (HR) or high performance (HP) banks. HR I/O banks can be operated from 1.2V to 3.3V, whereas HP I/O banks are optimized for operation between 1.2V and 1.8V. In circumstances that require an HP 1.8V I/O bank to interface with 2.5V or 3.3V logic, a range of options can be deployed. This application note describes methodologies for interfacing 7 series HP I/O banks with 2.5V and 3.3V systems

    標(biāo)簽: XAPP FPGA Bank 520

    上傳時(shí)間: 2013-11-06

    上傳用戶:wentianyou

  • WP409利用Xilinx FPGA打造出高端比特精度和周期精度浮點(diǎn)DSP算法實(shí)現(xiàn)方案

    WP409利用Xilinx FPGA打造出高端比特精度和周期精度浮點(diǎn)DSP算法實(shí)現(xiàn)方案: High-Level Implementation of Bit- and Cycle-Accurate Floating-Point DSP Algorithms with Xilinx FPGAs

    標(biāo)簽: Xilinx FPGA 409 DSP

    上傳時(shí)間: 2013-10-21

    上傳用戶:huql11633

  • WP312-Xilinx新一代28nm FPGA技術(shù)簡介

    Xilinx Next Generation 28 nm FPGA Technology Overview Xilinx has chosen 28 nm high-κ metal gate (HKMG) highperformance,low-power process technology and combined it with a new unified ASMBL™ architecture to create a new generation of FPGAs that offer lower power and higher performance. These devices enable unprecedented levels of integration and bandwidth and provide system architects and designers a fully programmable alternative to ASSPs and ASICs.

    標(biāo)簽: Xilinx FPGA 312 WP

    上傳時(shí)間: 2013-12-07

    上傳用戶:bruce

  • FPGA設(shè)計(jì)重利用方法(Design Reuse Methodology)

      FPGAs have changed dramatically since Xilinx first introduced them just 15 years ago. In thepast, FPGA were primarily used for prototyping and lower volume applications; custom ASICswere used for high volume, cost sensitive designs. FPGAs had also been too expensive and tooslow for many applications, let alone for System Level Integration (SLI). Plus, the development

    標(biāo)簽: Methodology Design Reuse FPGA

    上傳時(shí)間: 2013-11-01

    上傳用戶:shawvi

  • 基于FPGA的光纖光柵解調(diào)系統(tǒng)的研究

     波長信號(hào)的解調(diào)是實(shí)現(xiàn)光纖光柵傳感網(wǎng)絡(luò)的關(guān)鍵,基于現(xiàn)有的光纖光柵傳感器解調(diào)方法,提出一種基于FPGA的雙匹配光纖光柵解調(diào)方法,此系統(tǒng)是一種高速率、高精度、低成本的解調(diào)系統(tǒng),并且通過引入雙匹配光柵有效地克服了雙值問題同時(shí)擴(kuò)大了檢測范圍。分析了光纖光柵的測溫原理并給出了該方案軟硬件設(shè)計(jì),綜合考慮系統(tǒng)的解調(diào)精度和FPGA的處理速度給出了基于拉格朗日的曲線擬合算法。 Abstract:  Sensor is one of the most important application of the fiber grating. Wavelength signal demodulating is the key techniques to carry out fiber grating sensing network, based on several existing methods of fiber grating sensor demodulation inadequate, a two-match fiber grating demodulation method was presented. This system is a high-speed, high precision, low-cost demodulation system. And by introducing a two-match grating effectively overcomes the problem of double value while expands the scope of testing. This paper analyzes the principle of fiber Bragg grating temperature and gives the software and hardware design of the program. Considering the system of demodulation accuracy and processing speed of FPGA,this paper gives the curve fitting algorithm based on Lagrange.

    標(biāo)簽: FPGA 光纖光柵 解調(diào)系統(tǒng)

    上傳時(shí)間: 2013-10-10

    上傳用戶:zxc23456789

  • SOC驗(yàn)證方法

    Prakash Rashinkar has over 15 years experience in system design and verificationof embedded systems for communication satellites, launch vehicles and spacecraftground systems, high-performance computing, switching, multimedia, and wirelessapplications. Prakash graduated with an MSEE from Regional Engineering College,Warangal, in India. He lead the team that was responsible for delivering themethodologies for SOC verification at Cadence Design Systems. Prakash is anactive member of the VSIA Functional Verification DWG. He is currently Architectin the Vertical Markets and Design Environments Group at Cadence.

    標(biāo)簽: SOC 驗(yàn)證方法

    上傳時(shí)間: 2013-11-19

    上傳用戶:m62383408

  • 多層印制板設(shè)計(jì)基本要領(lǐng)

    【摘要】本文結(jié)合作者多年的印制板設(shè)計(jì)經(jīng)驗(yàn),著重印制板的電氣性能,從印制板穩(wěn)定性、可靠性方面,來討論多層印制板設(shè)計(jì)的基本要求。【關(guān)鍵詞】印制電路板;表面貼裝器件;高密度互連;通孔【Key words】Printed Circuit Board;Surface Mounting Device;High Density Interface;Via一.概述印制板(PCB-Printed Circuit Board)也叫印制電路板、印刷電路板。多層印制板,就是指兩層以上的印制板,它是由幾層絕緣基板上的連接導(dǎo)線和裝配焊接電子元件用的焊盤組成,既具有導(dǎo)通各層線路,又具有相互間絕緣的作用。隨著SMT(表面安裝技術(shù))的不斷發(fā)展,以及新一代SMD(表面安裝器件)的不斷推出,如QFP、QFN、CSP、BGA(特別是MBGA),使電子產(chǎn)品更加智能化、小型化,因而推動(dòng)了PCB工業(yè)技術(shù)的重大改革和進(jìn)步。自1991年IBM公司首先成功開發(fā)出高密度多層板(SLC)以來,各國各大集團(tuán)也相繼開發(fā)出各種各樣的高密度互連(HDI)微孔板。這些加工技術(shù)的迅猛發(fā)展,促使了PCB的設(shè)計(jì)已逐漸向多層、高密度布線的方向發(fā)展。多層印制板以其設(shè)計(jì)靈活、穩(wěn)定可靠的電氣性能和優(yōu)越的經(jīng)濟(jì)性能,現(xiàn)已廣泛應(yīng)用于電子產(chǎn)品的生產(chǎn)制造中。下面,作者以多年設(shè)計(jì)印制板的經(jīng)驗(yàn),著重印制板的電氣性能,結(jié)合工藝要求,從印制板穩(wěn)定性、可靠性方面,來談?wù)劧鄬又瓢逶O(shè)計(jì)的基本要領(lǐng)。

    標(biāo)簽: 多層 印制板

    上傳時(shí)間: 2013-10-08

    上傳用戶:zhishenglu

  • 高性能覆銅板的發(fā)展趨勢及對(duì)環(huán)氧樹脂性能的新需求

    討論、研究高性能覆銅板對(duì)它所用的環(huán)氧樹脂的性能要求,應(yīng)是立足整個(gè)產(chǎn)業(yè)鏈的角度去觀察、分析。特別應(yīng)從HDI多層板發(fā)展對(duì)高性能CCL有哪些主要性能需求上著手研究。HDI多層板有哪些發(fā)展特點(diǎn),它的發(fā)展趨勢如何——這都是我們所要研究的高性能CCL發(fā)展趨勢和重點(diǎn)的基本依據(jù)。而HDI多層板的技術(shù)發(fā)展,又是由它的應(yīng)用市場——終端電子產(chǎn)品的發(fā)展所驅(qū)動(dòng)(見圖1)。 圖1 在HDI多層板產(chǎn)業(yè)鏈中各類產(chǎn)品對(duì)下游產(chǎn)品的性能需求關(guān)系圖 1.HDI多層板發(fā)展特點(diǎn)對(duì)高性能覆銅板技術(shù)進(jìn)步的影響1.1 HDI多層板的問世,對(duì)傳統(tǒng)PCB技術(shù)及其基板材料技術(shù)是一個(gè)嚴(yán)峻挑戰(zhàn)20世紀(jì)90年代初,出現(xiàn)新一代高密度互連(High Density Interconnection,簡稱為 HDI)印制電路板——積層法多層板(Build—Up Multiplayer printed board,簡稱為 BUM)的最早開發(fā)成果。它的問世是全世界幾十年的印制電路板技術(shù)發(fā)展歷程中的重大事件。積層法多層板即HDI多層板,至今仍是發(fā)展HDI的PCB的最好、最普遍的產(chǎn)品形式。在HDI多層板之上,將最新PCB尖端技術(shù)體現(xiàn)得淋漓盡致。HDI多層板產(chǎn)品結(jié)構(gòu)具有三大突出的特征:“微孔、細(xì)線、薄層化”。其中“微孔”是它的結(jié)構(gòu)特點(diǎn)中核心與靈魂。因此,現(xiàn)又將這類HDI多層板稱作為“微孔板”。HDI多層板已經(jīng)歷了十幾年的發(fā)展歷程,但它在技術(shù)上仍充滿著朝氣蓬勃的活力,在市場上仍有著前程廣闊的空間。

    標(biāo)簽: 性能 發(fā)展趨勢 覆銅板 環(huán)氧樹脂

    上傳時(shí)間: 2013-11-19

    上傳用戶:zczc

主站蜘蛛池模板: 鹰潭市| 中阳县| 天水市| 宣化县| 龙陵县| 和硕县| 延津县| 洛阳市| 冕宁县| 准格尔旗| 广饶县| 武山县| 潍坊市| 棋牌| 兴海县| 三都| 屯门区| 上思县| 清涧县| 溆浦县| 马鞍山市| 汉源县| 荆州市| 呼伦贝尔市| 汝城县| 合水县| 邢台市| 高阳县| 承德市| 临泽县| 淳安县| 许昌市| 长宁县| 得荣县| 永春县| 瑞安市| 保山市| 昌江| 霞浦县| 柯坪县| 运城市|